Home
last modified time | relevance | path

Searched refs:mmBL1_PWM_BL_UPDATE_SAMPLE_RATE (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h468 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162F macro
Ddce_8_0_d.h58 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162f macro
Ddce_10_0_d.h58 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162f macro
Ddce_11_0_d.h54 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162f macro
Ddce_11_2_d.h61 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE 0x162f macro
Ddce_12_0_offset.h1316 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h7149 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE macro
Ddcn_2_0_0_offset.h8180 #define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE macro