Home
last modified time | relevance | path

Searched refs:mci_writel (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/mmc/host/
Ddw_mmc.c197 mci_writel(host, CTRL, ctrl); in dw_mci_ctrl_reset()
239 mci_writel(host, CMDARG, arg); in mci_send_cmd()
242 mci_writel(host, CMD, SDMMC_CMD_START | cmd); in mci_send_cmd()
293 mci_writel(host, CLKENA, clk_en_a); in dw_mci_prepare_command()
405 mci_writel(host, CMDARG, cmd->arg); in dw_mci_start_command()
409 mci_writel(host, CMD, cmd_flags | SDMMC_CMD_START); in dw_mci_start_command()
453 mci_writel(host, BMOD, bmod); in dw_mci_idmac_reset()
464 mci_writel(host, CTRL, temp); in dw_mci_idmac_stop_dma()
470 mci_writel(host, BMOD, temp); in dw_mci_idmac_stop_dma()
557 mci_writel(host, IDSTS64, IDMAC_INT_CLR); in dw_mci_idmac_init()
[all …]
Ddw_mmc-exynos.c104 mci_writel(host, MPSBEGIN0, 0); in dw_mci_exynos_config_smu()
105 mci_writel(host, MPSEND0, SDMMC_ENDING_SEC_NR_MAX); in dw_mci_exynos_config_smu()
106 mci_writel(host, MPSCTRL0, SDMMC_MPSCTRL_SECURE_WRITE_BIT | in dw_mci_exynos_config_smu()
123 mci_writel(host, HS400_DQS_EN, priv->saved_dqs_en); in dw_mci_exynos_priv_init()
156 mci_writel(host, CLKSEL64, clksel); in dw_mci_exynos_set_clksel_timing()
158 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksel_timing()
234 mci_writel(host, CLKSEL64, clksel); in dw_mci_exynos_resume_noirq()
236 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_resume_noirq()
274 mci_writel(host, HS400_DQS_EN, dqs); in dw_mci_exynos_config_hs400()
275 mci_writel(host, HS400_DLINE_CTRL, strobe); in dw_mci_exynos_config_hs400()
[all …]
Ddw_mmc-hi3798cv200.c37 mci_writel(host, UHS_REG, val); in dw_mci_hi3798cv200_set_ios()
44 mci_writel(host, ENABLE_SHIFT, val); in dw_mci_hi3798cv200_set_ios()
51 mci_writel(host, DDR_REG, val); in dw_mci_hi3798cv200_set_ios()
73 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_hi3798cv200_execute_tuning()
116 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_hi3798cv200_execute_tuning()
Ddw_mmc-starfive.c50 mci_writel(host, UHS_REG_EXT, reg_value); in dw_mci_starfive_set_sample_phase()
66 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_starfive_execute_tuning()
94 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_starfive_execute_tuning()
Ddw_mmc-k3.c249 mci_writel(host, GPIO, 0x0); in dw_mci_hs_set_timing()
255 mci_writel(host, UHS_REG_EXT, reg_value); in dw_mci_hs_set_timing()
257 mci_writel(host, ENABLE_SHIFT, enable_shift); in dw_mci_hs_set_timing()
261 mci_writel(host, GPIO, (unsigned int)reg_value | GPIO_CLK_ENABLE); in dw_mci_hs_set_timing()
269 mci_writel(host, CDTHRCTL, SDMMC_SET_THLD(SDCARD_RD_THRESHOLD, in dw_mci_hi3660_init()
379 mci_writel(host, TMOUT, ~0); in dw_mci_hi3660_execute_tuning()
Ddw_mmc-hi3798mv200.c48 mci_writel(host, ENABLE_SHIFT, val); in dw_mci_hi3798mv200_set_ios()
55 mci_writel(host, DDR_REG, val); in dw_mci_hi3798mv200_set_ios()
110 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_hi3798mv200_execute_tuning_mix_mode()
175 mci_writel(host, RINTSTS, ALL_INT_CLR); in dw_mci_hi3798mv200_execute_tuning_mix_mode()
Ddw_mmc-bluefield.c38 mci_writel(host, UHS_REG_EXT, reg); in dw_mci_bluefield_set_ios()
Ddw_mmc-rockchip.c151 mci_writel(host, TIMING_CON1, HIWORD_UPDATE(raw_value, 0x07ff, 1)); in rockchip_mmc_set_internal_phase()
153 mci_writel(host, TIMING_CON0, HIWORD_UPDATE(raw_value, 0x07ff, 1)); in rockchip_mmc_set_internal_phase()
Ddw_mmc.h478 #define mci_writel(dev, reg, value) \ macro