Home
last modified time | relevance | path

Searched refs:mcache_regs (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
Ddcn401_hubp.c631 struct dml2_hubp_pipe_mcache_regs *mcache_regs) in hubp401_program_mcache_id_and_split_coordinate() argument
636 MCACHEID_REG_READ_1H_P0, mcache_regs->main.p0.mcache_id_first, in hubp401_program_mcache_id_and_split_coordinate()
637 MCACHEID_REG_READ_2H_P0, mcache_regs->main.p0.mcache_id_second, in hubp401_program_mcache_id_and_split_coordinate()
638 MCACHEID_REG_READ_1H_P1, mcache_regs->main.p1.mcache_id_first, in hubp401_program_mcache_id_and_split_coordinate()
639 MCACHEID_REG_READ_2H_P1, mcache_regs->main.p1.mcache_id_second, in hubp401_program_mcache_id_and_split_coordinate()
640 MCACHEID_MALL_PREF_1H_P0, mcache_regs->mall.p0.mcache_id_first, in hubp401_program_mcache_id_and_split_coordinate()
641 MCACHEID_MALL_PREF_2H_P0, mcache_regs->mall.p0.mcache_id_second, in hubp401_program_mcache_id_and_split_coordinate()
642 MCACHEID_MALL_PREF_1H_P1, mcache_regs->mall.p1.mcache_id_first, in hubp401_program_mcache_id_and_split_coordinate()
643 MCACHEID_MALL_PREF_2H_P1, mcache_regs->mall.p1.mcache_id_second); in hubp401_program_mcache_id_and_split_coordinate()
646 VIEWPORT_MCACHE_SPLIT_COORDINATE, mcache_regs->main.p0.split_location, in hubp401_program_mcache_id_and_split_coordinate()
[all …]
Ddcn401_hubp.h317 struct dml2_hubp_pipe_mcache_regs *mcache_regs);
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/inc/hw/
Dhubp.h260 …mcache_id_and_split_coordinate)(struct hubp *hubp, struct dml2_hubp_pipe_mcache_regs *mcache_regs);
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/
Ddml21_wrapper.c373 memcpy(&dc_main_pipes[dc_pipe_index]->mcache_regs, in dml21_prepare_mcache_programming()
387 memcpy(&dc_phantom_pipes[dc_pipe_index]->mcache_regs, in dml21_prepare_mcache_programming()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h465 struct dml2_hubp_pipe_mcache_regs mcache_regs; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/
Ddml2_internal_shared_types.h786 …struct dml2_display_mcache_regs mcache_regs[DML2_MAX_PLANES][DML2_MAX_DCN_PIPES]; //One set per pi… member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
Ddcn20_hwseq.c1760 &pipe_ctx->mcache_regs); in dcn20_update_dchubp_dpp()