Home
last modified time | relevance | path

Searched refs:mV (Results 1 – 25 of 101) sorted by relevance

12345

/linux-6.12.1/arch/arm/mach-omap2/
Dboard-n8x0.c166 int mV; in n8x0_mmc_set_power_menelaus() local
179 mV = 3100; in n8x0_mmc_set_power_menelaus()
182 mV = 3000; in n8x0_mmc_set_power_menelaus()
185 mV = 2800; in n8x0_mmc_set_power_menelaus()
188 mV = 1850; in n8x0_mmc_set_power_menelaus()
193 return menelaus_set_vmmc(mV); in n8x0_mmc_set_power_menelaus()
200 mV = 3300; in n8x0_mmc_set_power_menelaus()
204 mV = 3000; in n8x0_mmc_set_power_menelaus()
208 mV = 2800; in n8x0_mmc_set_power_menelaus()
212 mV = 2400; in n8x0_mmc_set_power_menelaus()
[all …]
/linux-6.12.1/Documentation/hwmon/
Dina209.rst40 in0_input shunt voltage (mV)
41 in0_input_highest shunt voltage historical maximum reading (mV)
42 in0_input_lowest shunt voltage historical minimum reading (mV)
44 in0_max shunt voltage max alarm limit (mV)
45 in0_min shunt voltage min alarm limit (mV)
46 in0_crit_max shunt voltage crit max alarm limit (mV)
47 in0_crit_min shunt voltage crit min alarm limit (mV)
53 in1_input bus voltage (mV)
54 in1_input_highest bus voltage historical maximum reading (mV)
55 in1_input_lowest bus voltage historical minimum reading (mV)
[all …]
Dina238.rst35 in0_input Shunt voltage (mV)
36 in0_min Minimum shunt voltage threshold (mV)
38 in0_max Maximum shunt voltage threshold (mV)
41 in1_input Bus voltage (mV)
42 in1_min Minimum bus voltage threshold (mV)
44 in1_max Maximum bus voltage threshold (mV)
Dltc4245.rst52 in1_input 12v input voltage (mV)
53 in2_input 5v input voltage (mV)
54 in3_input 3v input voltage (mV)
55 in4_input Vee (-12v) input voltage (mV)
72 in5_input 12v output voltage (mV)
73 in6_input 5v output voltage (mV)
74 in7_input 3v output voltage (mV)
75 in8_input Vee (-12v) output voltage (mV)
Dmax127.rst33 in[0-7]_input The input voltage (in mV) of the corresponding channel.
36 in[0-7]_min The lower input limit (in mV) for the corresponding channel.
41 in[0-7]_max The higher input limit (in mV) for the corresponding channel.
Dxdpe12284.rst41 - VR12.0 mode, 5-mV DAC - 0x01.
42 - VR12.5 mode, 10-mV DAC - 0x02.
43 - IMVP9 mode, 5-mV DAC - 0x03.
44 - AMD mode 6.25mV - 0x10.
Dvt1211.rst82 Voltages are sampled by an 8-bit ADC with a LSB of ~10mV. The supported input
98 +2.5V 2K 10K 1.2 2083 mV
99 VccP --- --- 1.0 1400 mV [1]_
100 +5V 14K 10K 2.4 2083 mV
101 +12V 47K 10K 5.7 2105 mV
102 +3.3V (int) 2K 3.4K 1.588 3300 mV [2]_
103 +3.3V (ext) 6.8K 10K 1.68 1964 mV
157 Vpin = 2200 * Rth / (Rs + Rth) (2200 is the ADC max limit of 2200 mV)
Dstpddc60.rst38 output voltage as a positive or negative offset in the interval 50mV to 400mV
39 in 50mV steps. This means that the absolute values of the limits will change
Dmc13783-adc.rst31 A/D converter has a resolution of 2.25mV.
48 1 Battery Current (BATT - BATTISNS) -50 - 50 mV x20
74 1 Battery Current (BATT - BATTISNSCC) -60 - 60 mV x20
Dltc4151.rst50 in1_input VDIN voltage (mV)
52 in2_input ADIN voltage (mV)
Dw83793.rst48 voltage0-2 is 2mV, resolution of voltage3/4/5 is 16mV, 8mV for voltage6,
49 24mV for voltage7/8. Temp1-4 have a 0.25 degree Celsius resolution,
Dibm-cffps.rst41 in1_input Measured input voltage in mV.
44 in2_input Measured output voltage in mV.
/linux-6.12.1/include/linux/mfd/
Dmenelaus.h21 extern int menelaus_set_vmem(unsigned int mV);
22 extern int menelaus_set_vio(unsigned int mV);
23 extern int menelaus_set_vmmc(unsigned int mV);
24 extern int menelaus_set_vaux(unsigned int mV);
25 extern int menelaus_set_vdcdc(int dcdc, unsigned int mV);
/linux-6.12.1/Documentation/devicetree/bindings/regulator/
Dtps51632-regulator.txt9 - ti,dvfs-step-20mV: The 20mV step voltage when PWM DVFS enabled. Missing this
10 will set 10mV step voltage in PWM DVFS mode. In normal mode, the voltage
11 step is 10mV as per datasheet.
26 ti,dvfs-step-20mV;
Dnvidia,tegra-regulators-coupling.txt12 The CORE and RTC voltages shall be in a range of 170mV from each other
13 and they both shall be higher than the CPU voltage by at least 120mV.
19 and CPU voltages shall be in a range of 300mV from each other and CORE
20 voltage shall be higher than the CPU by N mV, where N depends on the CPU
Dltc3676.txt21 412.5mV to 800mV in 12.5 mV steps. The output voltage thus ranges between
/linux-6.12.1/Documentation/devicetree/bindings/sound/
Dcs35l33.txt22 0, then VBST = VP. If greater than 0, the boost voltage will be 3300mV with
23 a value of 1 and will increase at a step size of 100mV until a maximum of
24 8000mV.
62 stage enters LDO operation. Starts as a default value of 50mV for a value
63 of 1 and increases with a step size of 50mV to a maximum of 750mV (value of
80 The reference voltage starts at 3000mV with a value of 0x3 and is increased
81 by 100mV per step to a maximum of 5500mV.
91 1800mV with a step size of 50mV up to a maximum value of 1750mV.
92 Default is 1800mV.
109 cirrus,boost-ctl = <0x30>; /* VBST = 8000mV */
Dcs35l36.txt14 converter's output voltage in mV. The range is from 2550mV to 12000mV with
15 increments of 50mV.
75 weak-FET operation. The range is 50mV to 700mV in 50mV increments.
/linux-6.12.1/drivers/mfd/
Dmenelaus.c448 static int menelaus_set_voltage(const struct menelaus_vtg *vtg, int mV, in menelaus_set_voltage() argument
464 vtg->name, mV, vtg->vtg_reg, val); in menelaus_set_voltage()
573 int menelaus_set_vmem(unsigned int mV) in menelaus_set_vmem() argument
577 if (mV == 0) in menelaus_set_vmem()
580 val = menelaus_get_vtg_value(mV, vmem_values, ARRAY_SIZE(vmem_values)); in menelaus_set_vmem()
583 return menelaus_set_voltage(&vmem_vtg, mV, val, 0x02); in menelaus_set_vmem()
602 int menelaus_set_vio(unsigned int mV) in menelaus_set_vio() argument
606 if (mV == 0) in menelaus_set_vio()
609 val = menelaus_get_vtg_value(mV, vio_values, ARRAY_SIZE(vio_values)); in menelaus_set_vio()
612 return menelaus_set_voltage(&vio_vtg, mV, val, 0x02); in menelaus_set_vio()
[all …]
/linux-6.12.1/drivers/cpufreq/
Dlonghaul.c558 if (minvid.mV == 0 || maxvid.mV == 0 || minvid.mV > maxvid.mV) { in longhaul_setup_voltagescaling()
560 minvid.mV/1000, minvid.mV%1000, in longhaul_setup_voltagescaling()
561 maxvid.mV/1000, maxvid.mV%1000); in longhaul_setup_voltagescaling()
565 if (minvid.mV == maxvid.mV) { in longhaul_setup_voltagescaling()
567 maxvid.mV/1000, maxvid.mV%1000); in longhaul_setup_voltagescaling()
574 maxvid.mV/1000, maxvid.mV%1000, in longhaul_setup_voltagescaling()
575 minvid.mV/1000, minvid.mV%1000, in longhaul_setup_voltagescaling()
612 speed, j, vid.mV); in longhaul_setup_voltagescaling()
/linux-6.12.1/Documentation/devicetree/bindings/net/
Dmscc-phy-vsc8531.txt4 - vsc8531,vddmac : The vddmac in mV. Allowed values is listed
42 | 3300 mV 2500 mV 1800 mV 1500 mV |
/linux-6.12.1/include/linux/
Dethtool_netlink.h30 int ethnl_cable_test_amplitude(struct phy_device *phydev, u8 pair, s16 mV);
31 int ethnl_cable_test_pulse(struct phy_device *phydev, u16 mV);
72 u8 pair, s16 mV) in ethnl_cable_test_amplitude() argument
77 static inline int ethnl_cable_test_pulse(struct phy_device *phydev, u16 mV) in ethnl_cable_test_pulse() argument
/linux-6.12.1/drivers/regulator/
Dqcom-pm8008-regulator.c65 unsigned int mV; in pm8008_regulator_set_voltage_sel() local
73 mV = DIV_ROUND_UP(ret, 1000); in pm8008_regulator_set_voltage_sel()
75 val = cpu_to_le16(mV); in pm8008_regulator_set_voltage_sel()
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dipq9574-rdp-common.dtsi97 * During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
100 * Update the regulator-min-microvolt with SVS voltage of 725mV so that
101 * the regulators are brought up with 725mV which is sufficient for all the
/linux-6.12.1/Documentation/power/regulator/
Doverview.rst100 - voltage output is in the range 800mV -> 3500mV.
108 - Domain-1 voltage is 3300mV
109 - Domain-2 voltage is 1400mV -> 1600mV

12345