Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_PC_HI (Results 1 – 25 of 25) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h87 #define ixSQ_WAVE_PC_HI 0x0019 macro
Dgfx_7_2_d.h1930 #define ixSQ_WAVE_PC_HI 0x19 macro
Dgfx_7_0_d.h1909 #define ixSQ_WAVE_PC_HI 0x19 macro
Dgfx_8_0_d.h2128 #define ixSQ_WAVE_PC_HI 0x19 macro
Dgfx_8_1_d.h2096 #define ixSQ_WAVE_PC_HI 0x19 macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4_2.c1834 wave_pc_hi = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v9_4_2_log_cu_timeout_status()
Dgfx_v6_0.c2976 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v6_0_read_wave_data()
Dgfx_v7_0.c4080 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v7_0_read_wave_data()
Dgfx_v9_4_3.c752 dst[(*no_fields)++] = wave_read_ind(adev, xcc_id, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v9_4_3_read_wave_data()
Dgfx_v12_0.c811 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_HI); in gfx_v12_0_read_wave_data()
Dgfx_v8_0.c5220 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v8_0_read_wave_data()
Dgfx_v11_0.c982 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_HI); in gfx_v11_0_read_wave_data()
Dgfx_v9_0.c1949 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v9_0_read_wave_data()
Dgfx_v10_0.c4444 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_HI); in gfx_v10_0_read_wave_data()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7105 #define ixSQ_WAVE_PC_HI macro
Dgc_9_1_offset.h7313 #define ixSQ_WAVE_PC_HI macro
Dgc_9_2_1_offset.h7352 #define ixSQ_WAVE_PC_HI macro
Dgc_9_4_2_offset.h7653 #define ixSQ_WAVE_PC_HI macro
Dgc_9_4_3_offset.h7415 #define ixSQ_WAVE_PC_HI macro
Dgc_11_5_0_offset.h9968 #define ixSQ_WAVE_PC_HI macro
Dgc_12_0_0_offset.h11033 #define ixSQ_WAVE_PC_HI macro
Dgc_10_1_0_offset.h11196 #define ixSQ_WAVE_PC_HI macro
Dgc_11_0_0_offset.h11654 #define ixSQ_WAVE_PC_HI macro
Dgc_11_0_3_offset.h12061 #define ixSQ_WAVE_PC_HI macro
Dgc_10_3_0_offset.h13430 #define ixSQ_WAVE_PC_HI macro