Home
last modified time | relevance | path

Searched refs:i915_mmio_reg_valid (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/
Di915_hwmon.c267 return i915_mmio_reg_valid(hwmon->rg.pkg_rapl_limit) ? attr->mode : 0; in hwm_attributes_visible()
354 return i915_mmio_reg_valid(hwmon->rg.pkg_rapl_limit) ? 0664 : 0; in hwm_power_is_visible()
356 return i915_mmio_reg_valid(hwmon->rg.pkg_power_sku) ? 0444 : 0; in hwm_power_is_visible()
515 if (!hwmon || !i915_mmio_reg_valid(hwmon->rg.pkg_rapl_limit)) in i915_hwmon_power_max_disable()
532 if (!hwmon || !i915_mmio_reg_valid(hwmon->rg.pkg_rapl_limit)) in i915_hwmon_power_max_restore()
557 return i915_mmio_reg_valid(rgaddr) ? 0444 : 0; in hwm_energy_is_visible()
630 if (attr == hwmon_fan_input && i915_mmio_reg_valid(hwmon->rg.fan_speed)) in hwm_fan_is_visible()
833 if (i915_mmio_reg_valid(hwmon->rg.pkg_power_sku_unit)) in hwm_get_preregistration_info()
841 if (i915_mmio_reg_valid(hwmon->rg.fan_speed)) { in hwm_get_preregistration_info()
856 if (i915_mmio_reg_valid(hwmon->rg.energy_status_all)) in hwm_get_preregistration_info()
[all …]
Di915_reg_defs.h285 #define i915_mmio_reg_valid(r) (!i915_mmio_reg_equal(r, INVALID_MMIO_REG)) macro
Dintel_uncore.c2072 drm_WARN_ON(&uncore->i915->drm, !i915_mmio_reg_valid(reg_set)); in __fw_domain_init()
2073 drm_WARN_ON(&uncore->i915->drm, !i915_mmio_reg_valid(reg_ack)); in __fw_domain_init()
/linux-6.12.1/drivers/gpu/drm/i915/gvt/
Dmmio_context.c232 i915_mmio_reg_valid(mmio->reg); mmio++) { in restore_context_mmio_for_inhibit()
494 i915_mmio_reg_valid(mmio->reg); mmio++) { in switch_mmio()
609 i915_mmio_reg_valid(mmio->reg); mmio++) { in intel_gvt_init_engine_mmio_context()
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_pps.c1332 if (i915_mmio_reg_valid(regs.pp_div)) { in intel_pps_readout_hw_state()
1585 if (i915_mmio_reg_valid(regs.pp_div)) in pps_init_registers()
1597 i915_mmio_reg_valid(regs.pp_div) ? in pps_init_registers()
Dintel_dmc.c1258 if (i915_mmio_reg_valid(dc6_reg)) in intel_dmc_debugfs_status_show()
Dintel_display_types.h2064 return i915_mmio_reg_valid(enc_to_intel_dp(encoder)->output_reg); in intel_encoder_is_dp()
Dintel_dpll_mgr.c3785 !i915_mmio_reg_valid(div0_reg)); in icl_dpll_write()
3787 i915_mmio_reg_valid(div0_reg)) in icl_dpll_write()
/linux-6.12.1/drivers/gpu/drm/i915/gt/
Dgen8_engine_cs.c196 return i915_mmio_reg_valid(reg) && !HAS_FLAT_CCS(engine->i915); in gen12_needs_ccs_aux_inv()
Dintel_gt_pm_debugfs.c580 return i915_mmio_reg_valid(intel_gt_perf_limit_reasons_reg(gt)); in perf_limit_reasons_eval()
Dintel_gt_sysfs_pm.c867 if (i915_mmio_reg_valid(intel_gt_perf_limit_reasons_reg(gt))) { in intel_gt_sysfs_pm_init()
Dintel_rps.c2121 if (i915_mmio_reg_valid(r)) in __read_cagf()