Home
last modified time | relevance | path

Searched refs:h_addressable (Results 1 – 25 of 43) sorted by relevance

12

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/
Ddml21_translation_helper.c348 …timing->h_active = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_… in populate_dml21_timing_config_from_stream_state()
362 timing->h_blank_end = hblank_start - stream->timing.h_addressable in populate_dml21_timing_config_from_stream_state()
365 if (hblank_start < stream->timing.h_addressable) in populate_dml21_timing_config_from_stream_state()
607 surface->plane0.width = stream->timing.h_addressable; in populate_dml21_dummy_surface_cfg()
609 surface->plane1.width = stream->timing.h_addressable; in populate_dml21_dummy_surface_cfg()
625 if (stream->timing.h_addressable > 3840) in populate_dml21_dummy_plane_cfg()
628 width = stream->timing.h_addressable; // 4K max in populate_dml21_dummy_plane_cfg()
1113 hactive = timing->h_addressable + timing->h_border_left + timing->h_border_right; in dml21_populate_pipe_ctx_dlg_params()
1118 hblank_end = hblank_start - timing->h_addressable - timing->h_border_left - timing->h_border_right; in dml21_populate_pipe_ctx_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_timing_generator.c295 uint32_t h_sync_start = dc_crtc_timing->h_addressable + hsync_offset; in dce110_timing_generator_program_timing_generator()
310 bp_params.h_addressable = in dce110_timing_generator_program_timing_generator()
311 patched_crtc_timing.h_addressable; in dce110_timing_generator_program_timing_generator()
610 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_program_blanking()
669 tmp = tmp + timing->h_addressable + in dce110_timing_generator_program_blanking()
1129 h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_validate_timing()
1148 h_blank = (timing->h_total - timing->h_addressable - in dce110_timing_generator_validate_timing()
1159 timing->h_addressable - in dce110_timing_generator_validate_timing()
Ddce110_timing_generator_v.c251 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_v_program_blanking()
288 tmp = tmp + timing->h_addressable + in dce110_timing_generator_v_program_blanking()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/link/
Dlink_validation.c147 if (dongle_caps->dfp_cap_ext.max_video_h_active_width < timing->h_addressable) in dp_active_dongle_validate_timing()
275 timing->h_addressable == (uint32_t) 640 && in dp_validate_mode_timing()
Dlink_dpms.c811 …dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.… in link_set_dsc_on_stream()
942 …dsc_cfg.pic_width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h… in link_set_dsc_pps_packet()
1946 bool is_vga_mode = (stream->timing.h_addressable == 640) in enable_link_hdmi()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource_helpers.c265 …if (pipe_ctx->stream->timing.v_addressable == 1080 && pipe_ctx->stream->timing.h_addressable == 19… in override_det_for_subvp()
278 …if (pipe_ctx->stream->timing.v_addressable == 1080 && pipe_ctx->stream->timing.h_addressable == 19… in override_det_for_subvp()
595 if (pipe->stream->timing.h_addressable == width && in dcn32_check_native_scaling_for_res()
624 if (pipe->stream->timing.v_addressable == 1080 && pipe->stream->timing.h_addressable == 1920) in disallow_subvp_in_active_plus_blank()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn201/
Ddcn201_optc.c82 h_blank = (timing->h_total - timing->h_addressable - in optc201_validate_timing()
/linux-6.12.1/drivers/gpu/drm/amd/display/include/
Dbios_parser_types.h173 uint32_t h_addressable; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/bios/
Dcommand_table2.c576 params.h_size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
580 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
593 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
Dcommand_table.c1836 params.usH_Disp = cpu_to_le16((uint16_t)(bp_params->h_addressable)); in set_crtc_timing_v1()
1909 params.usH_Size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
1912 cpu_to_le16((uint16_t)(bp_params->h_total - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
1922 cpu_to_le16((uint16_t)(bp_params->h_sync_start - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hpo/dcn31/
Ddcn31_hpo_dp_stream_encoder.c347 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
359 …h_width = hw_crtc_timing.h_border_left + hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_ri… in dcn31_hpo_dp_stream_enc_set_stream_attribute()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn401/
Ddcn401_dio_stream_encoder.c669 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in enc401_stream_encoder_dp_set_stream_attribute()
701 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in enc401_stream_encoder_dp_set_stream_attribute()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/link/hwss/
Dlink_hwss_hpo_dp.c61 timing->h_total - timing->h_addressable), in set_hpo_dp_hblank_min_symbol_width()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/opp/dcn10/
Ddcn10_opp.c330 uint32_t active_width = timing->h_addressable - timing->h_border_right - timing->h_border_right; in opp1_program_stereo()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn10/
Ddcn10_optc.c207 patched_crtc_timing.h_addressable - in optc1_program_timing()
605 h_blank = (timing->h_total - timing->h_addressable - in optc1_validate_timing()
1319 hw_crtc_timing->h_addressable = s.h_total - ((s.h_total - s.h_blank_start) + s.h_blank_end); in optc1_get_hw_timing()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddml2_translation_helper.c712 …out->HActive[location] = in->timing.h_addressable + in->timing.h_border_left + in->timing.h_border… in populate_dml_timing_cfg_from_stream_state()
724 - in->timing.h_addressable in populate_dml_timing_cfg_from_stream_state()
850 out->SurfaceWidthY[location] = in->timing.h_addressable; in populate_dummy_dml_surface_cfg()
852 out->SurfaceWidthC[location] = in->timing.h_addressable; in populate_dummy_dml_surface_cfg()
962 if (in->timing.h_addressable > 3840) in populate_dummy_dml_plane_cfg()
965 width = in->timing.h_addressable; // 4K max in populate_dummy_dml_plane_cfg()
Ddml2_utils.c245 hactive = timing->h_addressable + timing->h_border_left + timing->h_border_right; in populate_pipe_ctx_dlg_params_from_dml()
250 hblank_end = hblank_start - timing->h_addressable - timing->h_border_left - timing->h_border_right; in populate_pipe_ctx_dlg_params_from_dml()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/
Ddc_spl_translate.c122 stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_border_right; in translate_SPL_in_params_from_pipe_ctx()
Ddc_hw_types.h888 uint32_t h_addressable; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_timing_generator.c440 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce120_timing_generator_program_blanking()
468 tmp2 = tmp1 + timing->h_addressable + in dce120_timing_generator_program_blanking()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce60/
Ddce60_hw_sequencer.c126 params.source_view_width = pipe_ctx->stream->timing.h_addressable; in dce60_enable_fbc()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn10/
Ddcn10_stream_encoder.c428 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in enc1_stream_encoder_dp_set_stream_attribute()
460 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in enc1_stream_encoder_dp_set_stream_attribute()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.c463 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in dce110_stream_encoder_dp_set_stream_attribute()
498 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in dce110_stream_encoder_dp_set_stream_attribute()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dsc/
Ddc_dsc.c73 overhead_factor = dc_fixpt_from_int(timing->h_addressable); in apply_128b_132b_stream_overhead()
887 pic_width = timing->h_addressable + timing->h_border_left + timing->h_border_right; in setup_dsc_config()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
Ddcn314_hwseq.c89 …dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.… in update_dsc_on_stream()

12