Home
last modified time | relevance | path

Searched refs:gpu_cc_pll1 (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/clk/qcom/
Dgpucc-sdm845.c38 static struct clk_alpha_pll gpu_cc_pll1 = { variable
62 { .hw = &gpu_cc_pll1.clkr.hw },
145 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
184 clk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sdm845_probe()
Dgpucc-sc7180.c36 static struct clk_alpha_pll gpu_cc_pll1 = { variable
62 { .hw = &gpu_cc_pll1.clkr.hw },
192 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
236 clk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll_config); in gpu_cc_sc7180_probe()
Dgpucc-sm6350.c105 static struct clk_alpha_pll gpu_cc_pll1 = { variable
134 { .hw = &gpu_cc_pll1.clkr.hw },
152 { .hw = &gpu_cc_pll1.clkr.hw },
153 { .hw = &gpu_cc_pll1.clkr.hw },
455 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
497 clk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm6350_probe()
Dgpucc-sm8250.c50 static struct clk_alpha_pll gpu_cc_pll1 = { variable
76 { .hw = &gpu_cc_pll1.clkr.hw },
261 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
312 clk_lucid_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8250_probe()
Dgpucc-sm8150.c47 static struct clk_alpha_pll gpu_cc_pll1 = { variable
73 { .hw = &gpu_cc_pll1.clkr.hw },
253 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
305 clk_trion_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8150_probe()
Dgpucc-sc8280xp.c87 static struct clk_alpha_pll gpu_cc_pll1 = { variable
113 { .hw = &gpu_cc_pll1.clkr.hw },
127 { .hw = &gpu_cc_pll1.clkr.hw },
379 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
446 clk_lucid_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sc8280xp_probe()
Dgpucc-sm6115.c119 static struct clk_alpha_pll gpu_cc_pll1 = { variable
152 &gpu_cc_pll1.clkr.hw,
171 { .hw = &gpu_cc_pll1.clkr.hw },
434 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
482 clk_alpha_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm6115_probe()
Dgpucc-sc7280.c63 static struct clk_alpha_pll gpu_cc_pll1 = { variable
91 { .hw = &gpu_cc_pll1.clkr.hw },
105 { .hw = &gpu_cc_pll1.clkr.hw },
431 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
465 clk_lucid_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sc7280_probe()
Dgpucc-sm4450.c86 static struct clk_alpha_pll gpu_cc_pll1 = { variable
126 { .hw = &gpu_cc_pll1.clkr.hw },
144 { .hw = &gpu_cc_pll1.clkr.hw },
145 { .hw = &gpu_cc_pll1.clkr.hw },
158 { .hw = &gpu_cc_pll1.clkr.hw },
726 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
784 clk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm4450_probe()
Dgpucc-sm8550.c86 static struct clk_alpha_pll gpu_cc_pll1 = { variable
126 { .hw = &gpu_cc_pll1.clkr.hw },
140 { .hw = &gpu_cc_pll1.clkr.hw },
521 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
576 clk_lucid_ole_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8550_probe()
Dgpucc-sa8775p.c84 static struct clk_alpha_pll gpu_cc_pll1 = { variable
122 { .hw = &gpu_cc_pll1.clkr.hw },
136 { .hw = &gpu_cc_pll1.clkr.hw },
519 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
600 clk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sa8775p_probe()
Dgpucc-sm8350.c88 static struct clk_alpha_pll gpu_cc_pll1 = { variable
114 { .hw = &gpu_cc_pll1.clkr.hw },
128 { .hw = &gpu_cc_pll1.clkr.hw },
557 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
606 clk_lucid_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8350_probe()
Dgpucc-x1e80100.c88 static struct clk_alpha_pll gpu_cc_pll1 = { variable
128 { .hw = &gpu_cc_pll1.clkr.hw },
142 { .hw = &gpu_cc_pll1.clkr.hw },
582 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
638 clk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_x1e80100_probe()
Dgpucc-sm8650.c89 static struct clk_alpha_pll gpu_cc_pll1 = { variable
129 { .hw = &gpu_cc_pll1.clkr.hw },
143 { .hw = &gpu_cc_pll1.clkr.hw },
594 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
648 clk_lucid_ole_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8650_probe()
Dgpucc-sm8450.c80 static struct clk_alpha_pll gpu_cc_pll1 = { variable
120 { .hw = &gpu_cc_pll1.clkr.hw },
134 { .hw = &gpu_cc_pll1.clkr.hw },
696 [GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
752 clk_lucid_evo_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config); in gpu_cc_sm8450_probe()