Home
last modified time | relevance | path

Searched refs:erratum (Results 1 – 25 of 61) sorted by relevance

123

/linux-6.12.1/arch/arm/mach-tegra/
Dreset-handler.S158 orr r0, r0, #1 << 14 @ erratum 716044
161 orr r0, r0, #1 << 4 @ erratum 742230
162 orr r0, r0, #1 << 11 @ erratum 751472
174 orr r0, r0, #1 << 6 @ erratum 743622
175 orr r0, r0, #1 << 11 @ erratum 751472
/linux-6.12.1/arch/arm64/
DKconfig447 implementation suffers from an additional erratum where hardware
465 erratum 826319 on Cortex-A53 parts up to r0p2 with an AMBA 4 ACE or
487 erratum 827319 on Cortex-A53 parts up to r0p2 with an AMBA 5 CHI
490 Under certain conditions this erratum can cause a clean line eviction
509 erratum 824069 on Cortex-A53 parts up to r0p2 when it is connected
515 address, then this erratum might cause a clean cache line to be
532 erratum 819472 on Cortex-A53 parts up to r0p1 with an L2 cache
537 maintenance operation to the same address, then this erratum might
553 erratum 832075 on Cortex-A57 parts up to r1p2.
571 erratum 834220 on Cortex-A57 parts up to r1p2.
[all …]
/linux-6.12.1/Documentation/admin-guide/hw-vuln/
Dmultihit.rst4 iTLB multihit is an erratum where some processors may incur a machine check
9 exploit this erratum to perform a denial of service attack.
15 Variations of this erratum are present on most Intel Core and Xeon processor
16 models. The erratum is not present on:
62 Attacks against the iTLB multihit erratum can be mounted from malicious
91 Enumeration of the erratum
107 This erratum can be mitigated by restricting the use of large page sizes to
/linux-6.12.1/Documentation/arch/arm64/
Dsilicon-errata.rst30 a Category A erratum into a Category C erratum. These are collectively
36 the erratum in question, a Kconfig entry is added under "Kernel
42 a way that the erratum will not be hit.
/linux-6.12.1/arch/arm/
DKconfig551 fail. This erratum is present in 1136 (before r1p4), 1156 and 1176.
560 r1p* erratum. If a code sequence containing an ARM/Thumb
577 erratum. For very specific sequences of memory operations, it is
593 erratum. Any asynchronous access to the L2 cache may encounter a
608 (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction
624 (r2p0..r2p2) erratum. Under certain conditions, specific to the
642 r1p0) erratum. On affected cores the LoUIS bit field of the CLIDR
652 r2p0) erratum. A faulty ASID can be sent to the other CPUs for the
654 As a consequence of this erratum, some TLB entries which should be
665 (r2p*) erratum. Under very rare conditions, a faulty
[all …]
/linux-6.12.1/arch/powerpc/boot/dts/fsl/
Dqoriq-fman3l-0.dtsi82 fsl,erratum-a009885;
90 fsl,erratum-a009885;
Dp2041si-post.dtsi375 fsl,i2c-erratum-a004447;
379 fsl,i2c-erratum-a004447;
384 fsl,i2c-erratum-a004447;
388 fsl,i2c-erratum-a004447;
Dqoriq-fman3-0-10g-3.dtsi39 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-10g-2.dtsi39 fsl,erratum-a011043; /* must ignore read errors */
Dp1010si-post.dtsi126 fsl,i2c-erratum-a004447;
131 fsl,i2c-erratum-a004447;
Dqoriq-fman3-0-10g-1-best-effort.dtsi74 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-1-1g-3.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-1-1g-5.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-1-1g-2.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-1g-4.dtsi63 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-1g-1.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-1-1g-4.dtsi63 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-10g-1.dtsi71 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-1-10g-1.dtsi71 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-1g-5.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
Dqoriq-fman3-0-1g-2.dtsi70 fsl,erratum-a011043; /* must ignore read errors */
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dfsl-ls1043-post.dtsi23 fsl,erratum-a050385;
/linux-6.12.1/drivers/net/ethernet/freescale/fman/
DKconfig19 DPAA FMan erratum A050385 software workaround implementation:
/linux-6.12.1/drivers/perf/hisilicon/
Dhisi_uncore_uc_pmu.c316 bool erratum = uc_pmu->identifier == HISI_PMU_V2; in hisi_uc_pmu_write_counter() local
330 if (enable || !erratum) in hisi_uc_pmu_write_counter()
/linux-6.12.1/drivers/clocksource/
DKconfig348 fsl,erratum-a008585 property is found in the timer node.
357 161010101. The workaround will be active if the hisilicon,erratum-161010101
361 bool "Workaround for Cortex-A73 erratum 858921"
372 bool "Workaround for Allwinner A64 erratum UNKNOWN1"
379 allwinner,erratum-unknown1 property is found in the timer node.

123