Home
last modified time | relevance | path

Searched refs:dtable_1_32 (Results 1 – 3 of 3) sorted by relevance

/linux-6.12.1/drivers/clk/renesas/
Dr9a07g043-cpg.c81 static const struct clk_div_table dtable_1_32[] = { variable
120 DEF_DIV("divpl3c", CLK_DIV_PLL3_C, CLK_SEL_PLL3_3, DIVPL3C, dtable_1_32),
132 DEF_DIV("P0", R9A07G043_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, dtable_1_32),
135 DEF_DIV("P1", R9A07G043_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3B, dtable_1_32),
137 DEF_DIV("P2", R9A07G043_CLK_P2, CLK_PLL3_DIV2_4_2, DIVPL3A, dtable_1_32),
Dr9a08g045-cpg.c113 static const struct clk_div_table dtable_1_32[] = { variable
162 dtable_1_32, 0, 0, 0, NULL),
177 dtable_1_32, 0, 0, 0, NULL),
180 dtable_1_32, 0, 0, 0, NULL),
182 dtable_1_32, 0, 0, 0, NULL),
Dr9a07g044-cpg.c88 static const struct clk_div_table dtable_1_32[] = { variable
155 DEF_DIV("divpl3c", CLK_DIV_PLL3_C, CLK_SEL_PLL3_3, DIVPL3C, dtable_1_32),
168 DEF_DIV("P0", R9A07G044_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, dtable_1_32),
171 DEF_DIV("P1", R9A07G044_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3B, dtable_1_32),
173 DEF_DIV("P2", R9A07G044_CLK_P2, CLK_PLL3_DIV2_4_2, DIVPL3A, dtable_1_32),