Home
last modified time | relevance | path

Searched refs:dpa_base (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/cxl/core/
Dhdm.c793 struct cxl_port *port, struct cxl_decoder *cxld, u64 *dpa_base, in cxl_setup_hdm_decoder_from_dvsec() argument
820 rc = devm_cxl_dpa_reserve(cxled, *dpa_base, len, 0); in cxl_setup_hdm_decoder_from_dvsec()
824 port->id, cxld->id, *dpa_base, *dpa_base + len - 1, rc); in cxl_setup_hdm_decoder_from_dvsec()
827 *dpa_base += len; in cxl_setup_hdm_decoder_from_dvsec()
835 u64 *dpa_base, struct cxl_endpoint_dvsec_info *info) in init_hdm_decoder() argument
849 return cxl_setup_hdm_decoder_from_dvsec(port, cxld, dpa_base, in init_hdm_decoder()
971 rc = devm_cxl_dpa_reserve(cxled, *dpa_base + skip, dpa_size, skip); in init_hdm_decoder()
975 port->id, cxld->id, *dpa_base, in init_hdm_decoder()
976 *dpa_base + dpa_size + skip - 1, rc); in init_hdm_decoder()
979 *dpa_base += dpa_size + skip; in init_hdm_decoder()
[all …]
/linux-6.12.1/drivers/gpu/drm/xe/
Dxe_vram.c153 xe->mem.vram.dpa_base = 0; in determine_lmem_bar_size()
337 tile->mem.vram.dpa_base = xe->mem.vram.dpa_base + tile_offset; in xe_vram_probe()
346 &tile->mem.vram.dpa_base, tile->mem.vram.dpa_base + (u64)tile->mem.vram.actual_physical_size, in xe_vram_probe()
Dxe_device_types.h91 resource_size_t dpa_base; member
Dxe_migrate.c135 addr -= xe->mem.vram.dpa_base; in xe_migrate_vram_ofs()
146 xe->mem.vram.dpa_base; in xe_migrate_program_identity()
160 for (pos = xe->mem.vram.dpa_base; pos < vram_limit; in xe_migrate_program_identity()
Dxe_bo.c1682 return res_to_mem_region(res)->dpa_base; in vram_region_gpu_offset()