Home
last modified time | relevance | path

Searched refs:dml_uint_t (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddisplay_mode_core_structs.h311 dml_uint_t round_trip_ping_latency_dcfclk_cycles;
312 dml_uint_t urgent_out_of_order_return_per_channel_pixel_only_bytes;
313 dml_uint_t urgent_out_of_order_return_per_channel_pixel_and_vm_bytes;
314 dml_uint_t urgent_out_of_order_return_per_channel_vm_only_bytes;
315 dml_uint_t num_chans;
316 dml_uint_t return_bus_width_bytes;
317 dml_uint_t dram_channel_width_bytes;
318 dml_uint_t fabric_datapath_to_dcn_data_return_bytes;
319 dml_uint_t hostvm_min_page_size_kbytes;
320 dml_uint_t gpuvm_min_page_size_kbytes;
[all …]
Ddml_display_rq_dlg_calc.c41 const dml_uint_t pipe_idx) in dml_rq_dlg_get_rq_reg()
43 dml_uint_t plane_idx = dml_get_plane_idx(mode_lib, pipe_idx); in dml_rq_dlg_get_rq_reg()
62 dml_uint_t detile_buf_size_in_bytes; in dml_rq_dlg_get_rq_reg()
63 dml_uint_t detile_buf_plane1_addr = 0; in dml_rq_dlg_get_rq_reg()
69 dml_uint_t pte_row_height_linear; in dml_rq_dlg_get_rq_reg()
75 pixel_chunk_bytes = (dml_uint_t)(dml_get_pixel_chunk_size_in_kbyte(mode_lib) * 1024); in dml_rq_dlg_get_rq_reg()
76 min_pixel_chunk_bytes = (dml_uint_t)(dml_get_min_pixel_chunk_size_in_byte(mode_lib)); in dml_rq_dlg_get_rq_reg()
81 meta_chunk_bytes = (dml_uint_t)(dml_get_meta_chunk_size_in_kbyte(mode_lib) * 1024); in dml_rq_dlg_get_rq_reg()
82 min_meta_chunk_bytes = (dml_uint_t)(dml_get_min_meta_chunk_size_in_byte(mode_lib)); in dml_rq_dlg_get_rq_reg()
84 dpte_group_bytes = (dml_uint_t)(dml_get_dpte_group_size_in_bytes(mode_lib, pipe_idx)); in dml_rq_dlg_get_rq_reg()
[all …]
Ddisplay_mode_core.h38 dml_uint_t *dpte_row_height,
39 dml_uint_t *meta_row_height,
45 dml_uint_t pitch,
46 dml_uint_t GPUVMMinPageSizeKBytes);
66 dml_uint_t state_idx,
71 dml_uint_t state_idx,
75 dml_uint_t dml_mode_support_ex(
78 dml_bool_t dml_get_is_phantom_pipe(struct display_mode_lib_st *mode_lib, dml_uint_t pipe_idx);
80 …riable, type) type dml_get_##variable(struct display_mode_lib_st *mode_lib, dml_uint_t surface_idx)
117 dml_get_var_decl(comp_buffer_size_kbytes, dml_uint_t);
[all …]
Ddisplay_mode_util.h51 __DML_DLL_EXPORT__ dml_uint_t dml_round_to_multiple(dml_uint_t num, dml_uint_t multiple, dml_bool_t…
53 __DML_DLL_EXPORT__ dml_uint_t dml_get_cursor_bit_per_pixel(enum dml_cursor_bpp ebpp);
59 __DML_DLL_EXPORT__ void dml_print_mode_support(struct display_mode_lib_st *mode_lib, dml_uint_t j);
61 …oid dml_print_dml_display_cfg_timing(const struct dml_timing_cfg_st *timing, dml_uint_t num_plane);
62 …_ void dml_print_dml_display_cfg_plane(const struct dml_plane_cfg_st *plane, dml_uint_t num_plane);
63 … dml_print_dml_display_cfg_surface(const struct dml_surface_cfg_st *surface, dml_uint_t num_plane);
64 …d dml_print_dml_display_cfg_hw_resource(const struct dml_hw_resource_st *hw, dml_uint_t num_plane);
69 __DML_DLL_EXPORT__ dml_uint_t dml_get_num_active_planes(const struct dml_display_cfg_st *display_cf…
70 __DML_DLL_EXPORT__ dml_uint_t dml_get_num_active_pipes(const struct dml_display_cfg_st *display_cfg…
71 __DML_DLL_EXPORT__ dml_uint_t dml_get_plane_idx(const struct display_mode_lib_st *mode_lib, dml_uin…
[all …]
Ddisplay_mode_core.c43 dml_uint_t *BytePerPixelY,
44 dml_uint_t *BytePerPixelC,
47 dml_uint_t *BlockHeight256BytesY,
48 dml_uint_t *BlockHeight256BytesC,
49 dml_uint_t *BlockWidth256BytesY,
50 dml_uint_t *BlockWidth256BytesC,
51 dml_uint_t *MacroTileHeightY,
52 dml_uint_t *MacroTileHeightC,
53 dml_uint_t *MacroTileWidthY,
54 dml_uint_t *MacroTileWidthC);
[all …]
Ddisplay_mode_util.c201 dml_uint_t dml_round_to_multiple(dml_uint_t num, dml_uint_t multiple, dml_bool_t up) in dml_round_to_multiple()
203 dml_uint_t remainder; in dml_round_to_multiple()
345 for (dml_uint_t i = 0; i < DCN_DML__NUM_PLANE; i++) { in dml_print_dml_policy()
354 void dml_print_mode_support(struct display_mode_lib_st *mode_lib, dml_uint_t j) in dml_print_mode_support()
491 for (dml_uint_t j = 0; j < 2; j++) { in dml_print_dml_mode_support_info()
527 void dml_print_dml_display_cfg_timing(const struct dml_timing_cfg_st *timing, dml_uint_t num_plane) in dml_print_dml_display_cfg_timing()
529 for (dml_uint_t i = 0; i < num_plane; i++) { in dml_print_dml_display_cfg_timing()
543 void dml_print_dml_display_cfg_plane(const struct dml_plane_cfg_st *plane, dml_uint_t num_plane) in dml_print_dml_display_cfg_plane()
551 for (dml_uint_t i = 0; i < num_plane; i++) { in dml_print_dml_display_cfg_plane()
591 void dml_print_dml_display_cfg_surface(const struct dml_surface_cfg_st *surface, dml_uint_t num_pla… in dml_print_dml_display_cfg_surface()
[all …]
Ddml_display_rq_dlg_calc.h45 const dml_uint_t pipe_idx);
58 const dml_uint_t pipe_idx);
Ddisplay_mode_lib_defines.h72 typedef unsigned int dml_uint_t; typedef
Ddml2_translation_helper.c641 out->dram_channel_width_bytes = (dml_uint_t)in_soc_params->dram_channel_width_bytes; in dml2_translate_socbb_params()
642 …out->fabric_datapath_to_dcn_data_return_bytes = (dml_uint_t)in_soc_params->fabric_datapath_to_dcn_… in dml2_translate_socbb_params()
645 out->mall_allocated_for_dcn_mbytes = (dml_uint_t)in_soc_params->mall_allocated_for_dcn_mbytes; in dml2_translate_socbb_params()
710 dml_uint_t hblank_start, vblank_start; in populate_dml_timing_cfg_from_stream_state()
960 dml_uint_t width, height; in populate_dummy_dml_plane_cfg()
Ddml2_utils.c240 …rams_from_dml(struct pipe_ctx *pipe_ctx, struct display_mode_lib_st *mode_lib, dml_uint_t pipe_idx) in populate_pipe_ctx_dlg_params_from_dml()