Searched refs:ctrl_pol (Results 1 – 4 of 4) sorted by relevance
| /linux-6.12.1/drivers/gpu/drm/msm/disp/mdp4/ |
| D | mdp4_dsi_encoder.c | 34 uint32_t dsi_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_dsi_encoder_mode_set() local
42 ctrl_pol = 0; in mdp4_dsi_encoder_mode_set()
44 ctrl_pol |= MDP4_DSI_CTRL_POLARITY_HSYNC_LOW; in mdp4_dsi_encoder_mode_set()
46 ctrl_pol |= MDP4_DSI_CTRL_POLARITY_VSYNC_LOW; in mdp4_dsi_encoder_mode_set()
70 mdp4_write(mdp4_kms, REG_MDP4_DSI_CTRL_POLARITY, ctrl_pol); in mdp4_dsi_encoder_mode_set()
|
| D | mdp4_dtv_encoder.c | 34 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_dtv_encoder_mode_set() local
46 ctrl_pol = 0; in mdp4_dtv_encoder_mode_set()
48 ctrl_pol |= MDP4_DTV_CTRL_POLARITY_HSYNC_LOW; in mdp4_dtv_encoder_mode_set()
50 ctrl_pol |= MDP4_DTV_CTRL_POLARITY_VSYNC_LOW; in mdp4_dtv_encoder_mode_set()
78 mdp4_write(mdp4_kms, REG_MDP4_DTV_CTRL_POLARITY, ctrl_pol); in mdp4_dtv_encoder_mode_set()
|
| D | mdp4_lcdc_encoder.c | 208 uint32_t lcdc_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_lcdc_encoder_mode_set() local
220 ctrl_pol = 0; in mdp4_lcdc_encoder_mode_set()
222 ctrl_pol |= MDP4_LCDC_CTRL_POLARITY_HSYNC_LOW; in mdp4_lcdc_encoder_mode_set()
224 ctrl_pol |= MDP4_LCDC_CTRL_POLARITY_VSYNC_LOW; in mdp4_lcdc_encoder_mode_set()
252 mdp4_write(mdp4_kms, REG_MDP4_LCDC_CTRL_POLARITY, ctrl_pol); in mdp4_lcdc_encoder_mode_set()
|
| /linux-6.12.1/drivers/gpu/drm/msm/disp/mdp5/ |
| D | mdp5_encoder.c | 28 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp5_vid_encoder_mode_set() local
38 ctrl_pol = 0; in mdp5_vid_encoder_mode_set()
43 ctrl_pol |= MDP5_INTF_POLARITY_CTL_HSYNC_LOW; in mdp5_vid_encoder_mode_set()
45 ctrl_pol |= MDP5_INTF_POLARITY_CTL_VSYNC_LOW; in mdp5_vid_encoder_mode_set()
106 mdp5_write(mdp5_kms, REG_MDP5_INTF_POLARITY_CTL(intf), ctrl_pol); in mdp5_vid_encoder_mode_set()
|