Home
last modified time | relevance | path

Searched refs:cp_hqd_eop_control (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdkfd/
Dkfd_mqd_manager_vi.c198 m->cp_hqd_eop_control = atc_bit << CP_HQD_EOP_CONTROL__EOP_ATC__SHIFT | in __update_mqd()
212 m->cp_hqd_eop_control |= min(0xA, in __update_mqd()
Dkfd_mqd_manager_v12.c216 m->cp_hqd_eop_control = min(0xA, in update_mqd()
Dkfd_mqd_manager_v10.c199 m->cp_hqd_eop_control = min(0xA, in update_mqd()
Dkfd_mqd_manager_v11.c253 m->cp_hqd_eop_control = min(0xA, in update_mqd()
Dkfd_mqd_manager_v9.c280 m->cp_hqd_eop_control = q->eop_ring_buffer_size ? in update_mqd()
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dvi_structs.h327 uint32_t cp_hqd_eop_control; member
Dv9_structs.h337 uint32_t cp_hqd_eop_control; member
Dv12_structs.h842 uint32_t cp_hqd_eop_control; // offset: 167 (0xA7) member
Dv11_structs.h842 uint32_t cp_hqd_eop_control; // offset: 167 (0xA7) member
Dv10_structs.h843 uint32_t cp_hqd_eop_control; member
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dmes_v12_0.c1022 mqd->cp_hqd_eop_control = tmp; in mes_v12_0_mqd_init()
Dmes_v11_0.c1056 mqd->cp_hqd_eop_control = tmp; in mes_v11_0_mqd_init()
Dgfx_v9_4_3.c1825 mqd->cp_hqd_eop_control = tmp; in gfx_v9_4_3_xcc_mqd_init()
1942 mqd->cp_hqd_eop_control); in gfx_v9_4_3_xcc_kiq_init_register()
Dgfx_v12_0.c3014 mqd->cp_hqd_eop_control = tmp; in gfx_v12_0_compute_mqd_init()
3140 mqd->cp_hqd_eop_control); in gfx_v12_0_kiq_init_register()
Dgfx_v11_0.c4069 mqd->cp_hqd_eop_control = tmp; in gfx_v11_0_compute_mqd_init()
4196 mqd->cp_hqd_eop_control); in gfx_v11_0_kiq_init_register()
Dgfx_v9_0.c3507 mqd->cp_hqd_eop_control = tmp; in gfx_v9_0_mqd_init()
3620 mqd->cp_hqd_eop_control); in gfx_v9_0_kiq_init_register()
Dgfx_v10_0.c6793 mqd->cp_hqd_eop_control = tmp; in gfx_v10_0_compute_mqd_init()
6927 mqd->cp_hqd_eop_control); in gfx_v10_0_kiq_init_register()
Dgfx_v8_0.c4434 mqd->cp_hqd_eop_control = tmp; in gfx_v8_0_mqd_init()