Home
last modified time | relevance | path

Searched refs:clkcfg (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/arch/riscv/boot/dts/microchip/
Dmpfs.dtsi29 clocks = <&clkcfg CLK_CPU>;
58 clocks = <&clkcfg CLK_CPU>;
89 clocks = <&clkcfg CLK_CPU>;
120 clocks = <&clkcfg CLK_CPU>;
151 clocks = <&clkcfg CLK_CPU>;
254 clkcfg: clkcfg@20002000 { label
255 compatible = "microchip,mpfs-clkcfg";
302 clocks = <&clkcfg CLK_MMUART0>;
314 clocks = <&clkcfg CLK_MMUART1>;
326 clocks = <&clkcfg CLK_MMUART2>;
[all …]
/linux-6.12.1/drivers/clk/pxa/
Dclk-pxa.c136 unsigned int unused, clkcfg; in pxa2xx_core_turbo_switch() local
140 asm("mrc p14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in pxa2xx_core_turbo_switch()
141 clkcfg &= ~CLKCFG_TURBO & ~CLKCFG_HALFTURBO; in pxa2xx_core_turbo_switch()
143 clkcfg |= CLKCFG_TURBO; in pxa2xx_core_turbo_switch()
144 clkcfg |= CLKCFG_FCS; in pxa2xx_core_turbo_switch()
153 : "=&r" (unused) : "r" (clkcfg)); in pxa2xx_core_turbo_switch()
162 unsigned int clkcfg = freq->clkcfg; in pxa2xx_cpll_change() local
207 : "r" (mdrefr), "r" (clkcfg), "r" (preset_mdrefr), in pxa2xx_cpll_change()
Dclk-pxa27x.c204 unsigned long clkcfg; in clk_pxa27x_cpll_get_rate() local
209 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa27x_cpll_get_rate()
210 t = clkcfg & (1 << 0); in clk_pxa27x_cpll_get_rate()
211 ht = clkcfg & (1 << 2); in clk_pxa27x_cpll_get_rate()
301 unsigned long clkcfg; in clk_pxa27x_core_get_parent() local
309 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa27x_core_get_parent()
310 t = clkcfg & (1 << 0); in clk_pxa27x_core_get_parent()
311 ht = clkcfg & (1 << 2); in clk_pxa27x_core_get_parent()
361 unsigned long clkcfg; in clk_pxa27x_system_bus_get_rate() local
366 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa27x_system_bus_get_rate()
[all …]
Dclk-pxa25x.c175 unsigned long clkcfg; in clk_pxa25x_core_get_parent() local
178 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa25x_core_get_parent()
179 t = clkcfg & (1 << 0); in clk_pxa25x_core_get_parent()
218 unsigned long clkcfg, cccr = readl(clk_regs + CCCR); in clk_pxa25x_cpll_get_rate() local
221 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa25x_cpll_get_rate()
222 t = clkcfg & (1 << 0); in clk_pxa25x_cpll_get_rate()
Dclk-pxa.h141 unsigned int clkcfg; member
/linux-6.12.1/drivers/clk/ralink/
Dclk-mt7621.c261 u32 clkcfg, clk_sel, curclk, ffiv, ffrac; in mt7621_cpu_recalc_rate() local
265 regmap_read(sysc, SYSC_REG_CLKCFG0, &clkcfg); in mt7621_cpu_recalc_rate()
266 clk_sel = FIELD_GET(CPU_CLK_SEL_MASK, clkcfg); in mt7621_cpu_recalc_rate()