Home
last modified time | relevance | path

Searched refs:clk_range (Results 1 – 19 of 19) sorted by relevance

/linux-6.12.1/drivers/clk/at91/
Dpmc.h35 struct clk_range { struct
52 struct clk_range output; argument
76 struct clk_range input;
78 const struct clk_range *output;
79 const struct clk_range *core_output;
145 struct clk_range *range);
167 const struct clk_range *range, int chg_pid);
227 u32 id, const struct clk_range *range,
Dsam9x7.c63 static const struct clk_range plla_core_outputs[] = {
67 static const struct clk_range upll_core_outputs[] = {
71 static const struct clk_range lvdspll_core_outputs[] = {
75 static const struct clk_range audiopll_core_outputs[] = {
79 static const struct clk_range plladiv2_core_outputs[] = {
84 static const struct clk_range plla_outputs[] = {
88 static const struct clk_range upll_outputs[] = {
92 static const struct clk_range lvdspll_outputs[] = {
96 static const struct clk_range audiopll_outputs[] = {
100 static const struct clk_range plladiv2_outputs[] = {
[all …]
Dat91sam9260.c46 static const struct clk_range sam9260_plla_outputs[] = {
63 static const struct clk_range sam9260_pllb_outputs[] = {
133 static const struct clk_range sam9g20_plla_outputs[] = {
156 static const struct clk_range sam9g20_pllb_outputs[] = {
187 static const struct clk_range sam9261_plla_outputs[] = {
204 static const struct clk_range sam9261_pllb_outputs[] = {
267 static const struct clk_range sam9263_pll_outputs[] = {
Dsam9x60.c25 static const struct clk_range plla_outputs[] = {
30 static const struct clk_range core_outputs[] = {
41 static const struct clk_range upll_outputs[] = {
158 struct clk_range r;
187 struct clk_range range = CLK_RANGE(0, 0); in sam9x60_pmc_setup()
Dat91sam9n12.c22 static const struct clk_range plla_outputs[] = {
43 static const struct clk_range pllb_outputs[] = {
114 struct clk_range range = CLK_RANGE(0, 0); in at91sam9n12_pmc_setup()
Dsama5d2.c21 static const struct clk_range plla_outputs[] = {
63 struct clk_range r;
130 struct clk_range r;
167 struct clk_range range = CLK_RANGE(0, 0); in sama5d2_pmc_setup()
Dsama5d4.c21 static const struct clk_range plla_outputs[] = {
131 struct clk_range range = CLK_RANGE(0, 0); in sama5d4_pmc_setup()
Dsama5d3.c21 static const struct clk_range plla_outputs[] = {
63 struct clk_range r;
Dat91sam9x5.c22 static const struct clk_range plla_outputs[] = {
136 struct clk_range range = CLK_RANGE(0, 0); in at91sam9x5_pmc_setup()
Dclk-generated.c24 struct clk_range range;
324 const struct clk_range *range, in at91_clk_register_generated()
Ddt-compat.c133 struct clk_range range = CLK_RANGE(0, 0); in of_sama5d2_clk_generated_setup()
495 struct clk_range range = CLK_RANGE(0, 0); in of_at91_clk_periph_setup()
550 struct clk_range input; in of_at91_clk_pll_get_characteristics()
551 struct clk_range *output; in of_at91_clk_pll_get_characteristics()
Dpmc.c25 struct clk_range *range) in of_at91_get_clk_range()
Dsama7g5.c96 static const struct clk_range cpu_pll_outputs[] = {
101 static const struct clk_range pll_outputs[] = {
106 static const struct clk_range core_outputs[] = {
461 struct clk_range r;
557 struct clk_range r;
Dat91sam9rl.c19 static const struct clk_range sam9rl_plla_outputs[] = {
Dclk-peripheral.c35 struct clk_range range;
452 u32 id, const struct clk_range *range, in at91_clk_register_sam9x5_peripheral()
Dat91rm9200.c30 static const struct clk_range rm9200_pll_outputs[] = {
Dat91sam9g45.c21 static const struct clk_range plla_outputs[] = {
/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega12_hwmgr.h394 struct vega12_clock_range clk_range[PPCLK_COUNT]; member
Dvega12_hwmgr.c1031 i, &(data->clk_range[i])), in vega12_get_all_clock_ranges()
1848 *clock = data->clk_range[clock_select].ACMax; in vega12_get_clock_ranges()
1850 *clock = data->clk_range[clock_select].ACMin; in vega12_get_clock_ranges()