| /linux-6.12.1/drivers/clk/zynqmp/ |
| D | pll.c | 53 const char *clk_name = clk_hw_get_name(hw); in zynqmp_pll_get_mode() local
60 __func__, clk_name, ret); in zynqmp_pll_get_mode()
76 const char *clk_name = clk_hw_get_name(hw); in zynqmp_pll_set_mode() local
88 __func__, clk_name, ret); in zynqmp_pll_set_mode()
138 const char *clk_name = clk_hw_get_name(hw); in zynqmp_pll_recalc_rate() local
148 __func__, clk_name, ret); in zynqmp_pll_recalc_rate()
182 const char *clk_name = clk_hw_get_name(hw); in zynqmp_pll_set_rate() local
200 clk_name); in zynqmp_pll_set_rate()
203 __func__, clk_name, ret); in zynqmp_pll_set_rate()
214 __func__, clk_name, ret); in zynqmp_pll_set_rate()
[all …]
|
| D | clk-gate-zynqmp.c | 37 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_gate_enable() local
45 __func__, clk_name, clk_id, ret); in zynqmp_clk_gate_enable()
57 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_gate_disable() local
65 __func__, clk_name, clk_id, ret); in zynqmp_clk_gate_disable()
77 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_gate_is_enabled() local
84 __func__, clk_name, ret); in zynqmp_clk_gate_is_enabled()
|
| D | clkc.c | 72 char clk_name[MAX_NAME_LEN]; member
161 static int zynqmp_get_clock_name(u32 clk_id, char *clk_name) in zynqmp_get_clock_name() argument
167 strscpy(clk_name, clock[clk_id].clk_name, MAX_NAME_LEN); in zynqmp_get_clock_name()
586 static struct clk_hw *zynqmp_register_clk_topology(int clk_id, char *clk_name, in zynqmp_register_clk_topology() argument
606 clk_out[j] = kasprintf(GFP_KERNEL, "%s%s", clk_name, in zynqmp_register_clk_topology()
609 clk_out[j] = kasprintf(GFP_KERNEL, "%s", clk_name); in zynqmp_register_clk_topology()
621 __func__, clk_dev_id, clk_name, in zynqmp_register_clk_topology()
646 char clk_name[MAX_NAME_LEN]; in zynqmp_register_clocks() local
649 if (zynqmp_get_clock_name(i, clk_name)) in zynqmp_register_clocks()
663 clock[i].clk_name); in zynqmp_register_clocks()
[all …]
|
| D | divider.c | 83 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_divider_recalc_rate() local
93 __func__, clk_name, ret); in zynqmp_clk_divider_recalc_rate()
106 clk_name); in zynqmp_clk_divider_recalc_rate()
126 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_divider_round_rate() local
139 __func__, clk_name, ret); in zynqmp_clk_divider_round_rate()
173 const char *clk_name = clk_hw_get_name(hw); in zynqmp_clk_divider_set_rate() local
195 __func__, clk_name, ret); in zynqmp_clk_divider_set_rate()
|
| /linux-6.12.1/drivers/clk/sunxi/ |
| D | clk-a10-pll2.c | 41 const char *clk_name = node->name, *parent; in sun4i_pll2_setup() local
121 SUN4I_A10_PLL2_1X, &clk_name); in sun4i_pll2_setup()
122 clks[SUN4I_A10_PLL2_1X] = clk_register_fixed_factor(NULL, clk_name, in sun4i_pll2_setup()
136 SUN4I_A10_PLL2_2X, &clk_name); in sun4i_pll2_setup()
137 clks[SUN4I_A10_PLL2_2X] = clk_register_fixed_factor(NULL, clk_name, in sun4i_pll2_setup()
145 SUN4I_A10_PLL2_4X, &clk_name); in sun4i_pll2_setup()
146 clks[SUN4I_A10_PLL2_4X] = clk_register_fixed_factor(NULL, clk_name, in sun4i_pll2_setup()
154 SUN4I_A10_PLL2_8X, &clk_name); in sun4i_pll2_setup()
155 clks[SUN4I_A10_PLL2_8X] = clk_register_fixed_factor(NULL, clk_name, in sun4i_pll2_setup()
|
| D | clk-sun4i-pll3.c | 23 const char *clk_name = node->name, *parent; in sun4i_a10_pll3_setup() local
31 of_property_read_string(node, "clock-output-names", &clk_name); in sun4i_a10_pll3_setup()
36 pr_err("%s: Could not map the clock registers\n", clk_name); in sun4i_a10_pll3_setup()
57 clk = clk_register_composite(NULL, clk_name, in sun4i_a10_pll3_setup()
64 pr_err("%s: Couldn't register the clock\n", clk_name); in sun4i_a10_pll3_setup()
71 clk_name); in sun4i_a10_pll3_setup()
|
| D | clk-sun4i-display.c | 105 const char *clk_name = node->name; in sun4i_a10_display_init() local
115 of_property_read_string(node, "clock-output-names", &clk_name); in sun4i_a10_display_init()
119 pr_err("%s: Could not map the clock registers\n", clk_name); in sun4i_a10_display_init()
125 pr_err("%s: Could not retrieve the parents\n", clk_name); in sun4i_a10_display_init()
157 clk = clk_register_composite(NULL, clk_name, in sun4i_a10_display_init()
165 pr_err("%s: Couldn't register the clock\n", clk_name); in sun4i_a10_display_init()
171 pr_err("%s: Couldn't register DT provider\n", clk_name); in sun4i_a10_display_init()
198 clk_name); in sun4i_a10_display_init()
|
| D | clk-sunxi.c | 655 const char *clk_name = node->name; in sunxi_mux_clk_setup() local
667 if (of_property_read_string(node, "clock-output-names", &clk_name)) { in sunxi_mux_clk_setup()
673 clk = clk_register_mux(NULL, clk_name, parents, i, in sunxi_mux_clk_setup()
680 clk_name, PTR_ERR(clk)); in sunxi_mux_clk_setup()
686 __func__, clk_name); in sunxi_mux_clk_setup()
779 const char *clk_name = node->name; in sunxi_divider_clk_setup() local
791 if (of_property_read_string(node, "clock-output-names", &clk_name)) { in sunxi_divider_clk_setup()
797 clk = clk_register_divider_table(NULL, clk_name, clk_parent, 0, in sunxi_divider_clk_setup()
803 __func__, clk_name, PTR_ERR(clk)); in sunxi_divider_clk_setup()
809 __func__, clk_name); in sunxi_divider_clk_setup()
[all …]
|
| D | clk-a10-codec.c | 17 const char *clk_name = node->name, *parent_name; in sun4i_codec_clk_setup() local
24 of_property_read_string(node, "clock-output-names", &clk_name); in sun4i_codec_clk_setup()
27 clk = clk_register_gate(NULL, clk_name, parent_name, in sun4i_codec_clk_setup()
|
| D | clk-sun4i-tcon-ch1.c | 227 const char *clk_name = node->name; in tcon_ch1_setup() local
235 of_property_read_string(node, "clock-output-names", &clk_name); in tcon_ch1_setup()
239 pr_err("%s: Could not map the clock registers\n", clk_name); in tcon_ch1_setup()
245 pr_err("%s Could not retrieve the parents\n", clk_name); in tcon_ch1_setup()
253 init.name = clk_name; in tcon_ch1_setup()
265 pr_err("%s: Couldn't register the clock\n", clk_name); in tcon_ch1_setup()
271 pr_err("%s: Couldn't register our clock provider\n", clk_name); in tcon_ch1_setup()
|
| /linux-6.12.1/drivers/mailbox/ |
| D | qcom-apcs-ipc-mailbox.c | 29 char *clk_name; member
33 .offset = 8, .clk_name = "qcom,apss-ipq6018-clk"
37 .offset = 8, .clk_name = "qcom-apcs-msm8916-clk"
41 .offset = 8, .clk_name = NULL
45 .offset = 16, .clk_name = "qcom-apcs-msm8996-clk"
49 .offset = 12, .clk_name = NULL
53 .offset = 0x1008, .clk_name = "qcom-sdx55-acps-clk"
118 if (apcs_data->clk_name) { in qcom_apcs_ipc_probe()
120 apcs_data->clk_name, in qcom_apcs_ipc_probe()
|
| /linux-6.12.1/drivers/clk/pxa/ |
| D | clk-pxa.h | 19 #define MUX_RO_RATE_RO_OPS(name, clk_name) \ argument
31 return clk_register_composite(NULL, clk_name, \
39 #define RATE_RO_OPS(name, clk_name) \ argument
46 return clk_register_composite(NULL, clk_name, \
54 #define RATE_OPS(name, clk_name) \ argument
63 return clk_register_composite(NULL, clk_name, \
71 #define MUX_OPS(name, clk_name, flags) \ argument
80 return clk_register_composite(NULL, clk_name, \
|
| /linux-6.12.1/drivers/gpu/drm/msm/dsi/phy/ |
| D | dsi_phy_10nm.c | 564 char clk_name[32]; in pll_10nm_register() local
570 .name = clk_name, in pll_10nm_register()
581 snprintf(clk_name, sizeof(clk_name), "dsi%dvco_clk", pll_10nm->phy->id); in pll_10nm_register()
588 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_out_div_clk", pll_10nm->phy->id); in pll_10nm_register()
590 pll_out_div = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_10nm_register()
600 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_bit_clk", pll_10nm->phy->id); in pll_10nm_register()
603 pll_bit = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_10nm_register()
612 snprintf(clk_name, sizeof(clk_name), "dsi%d_phy_pll_out_byteclk", pll_10nm->phy->id); in pll_10nm_register()
615 hw = devm_clk_hw_register_fixed_factor_parent_hw(dev, clk_name, in pll_10nm_register()
624 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_by_2_bit_clk", pll_10nm->phy->id); in pll_10nm_register()
[all …]
|
| D | dsi_phy_7nm.c | 634 char clk_name[32]; in pll_7nm_register() local
640 .name = clk_name, in pll_7nm_register()
651 snprintf(clk_name, sizeof(clk_name), "dsi%dvco_clk", pll_7nm->phy->id); in pll_7nm_register()
658 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_out_div_clk", pll_7nm->phy->id); in pll_7nm_register()
660 pll_out_div = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_7nm_register()
670 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_bit_clk", pll_7nm->phy->id); in pll_7nm_register()
673 pll_bit = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_7nm_register()
682 snprintf(clk_name, sizeof(clk_name), "dsi%d_phy_pll_out_byteclk", pll_7nm->phy->id); in pll_7nm_register()
685 hw = devm_clk_hw_register_fixed_factor_parent_hw(dev, clk_name, in pll_7nm_register()
695 snprintf(clk_name, sizeof(clk_name), "dsi%d_pll_by_2_bit_clk", pll_7nm->phy->id); in pll_7nm_register()
[all …]
|
| D | dsi_phy_28nm.c | 620 char clk_name[32]; in pll_28nm_register() local
626 .name = clk_name, in pll_28nm_register()
642 snprintf(clk_name, sizeof(clk_name), "dsi%dvco_clk", pll_28nm->phy->id); in pll_28nm_register()
648 snprintf(clk_name, sizeof(clk_name), "dsi%danalog_postdiv_clk", pll_28nm->phy->id); in pll_28nm_register()
649 analog_postdiv = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_28nm_register()
657 snprintf(clk_name, sizeof(clk_name), "dsi%dindirect_path_div2_clk", pll_28nm->phy->id); in pll_28nm_register()
659 clk_name, analog_postdiv, CLK_SET_RATE_PARENT, 1, 2); in pll_28nm_register()
663 snprintf(clk_name, sizeof(clk_name), "dsi%dpll", pll_28nm->phy->id); in pll_28nm_register()
664 hw = devm_clk_hw_register_divider_parent_hw(dev, clk_name, in pll_28nm_register()
672 snprintf(clk_name, sizeof(clk_name), "dsi%dbyte_mux", pll_28nm->phy->id); in pll_28nm_register()
[all …]
|
| /linux-6.12.1/drivers/clk/mvebu/ |
| D | clk-cpu.c | 36 const char *clk_name; member
195 char *clk_name = kzalloc(5, GFP_KERNEL); in of_cpu_clk_setup() local
197 if (WARN_ON(!clk_name)) in of_cpu_clk_setup()
200 sprintf(clk_name, "cpu%d", cpu); in of_cpu_clk_setup()
203 cpuclk[cpu].clk_name = clk_name; in of_cpu_clk_setup()
210 init.name = cpuclk[cpu].clk_name; in of_cpu_clk_setup()
229 kfree(cpuclk[ncpus].clk_name); in of_cpu_clk_setup()
|
| /linux-6.12.1/drivers/clk/ |
| D | clk-nspire.c | 69 const char *clk_name = node->name; in nspire_ahbdiv_setup() local
81 of_property_read_string(node, "clock-output-names", &clk_name); in nspire_ahbdiv_setup()
84 hw = clk_hw_register_fixed_factor(NULL, clk_name, parent_name, 0, in nspire_ahbdiv_setup()
111 const char *clk_name = node->name; in nspire_clk_setup() local
122 of_property_read_string(node, "clock-output-names", &clk_name); in nspire_clk_setup()
124 hw = clk_hw_register_fixed_rate(NULL, clk_name, NULL, 0, in nspire_clk_setup()
|
| /linux-6.12.1/drivers/clk/socfpga/ |
| D | clk-gate-a10.c | 50 const char *clk_name = node->name; in __socfpga_gate_init() local
86 of_property_read_string(node, "clock-output-names", &clk_name); in __socfpga_gate_init()
88 init.name = clk_name; in __socfpga_gate_init()
99 pr_err("Could not register clock:%s\n", clk_name); in __socfpga_gate_init()
106 clk_name); in __socfpga_gate_init()
|
| D | clk-pll-a10.c | 72 const char *clk_name = node->name; in __socfpga_pll_init() local
91 of_property_read_string(node, "clock-output-names", &clk_name); in __socfpga_pll_init()
93 init.name = clk_name; in __socfpga_pll_init()
109 pr_err("Could not register clock:%s\n", clk_name); in __socfpga_pll_init()
116 clk_name); in __socfpga_pll_init()
|
| D | clk-periph.c | 56 const char *clk_name = node->name; in __socfpga_periph_init() local
86 of_property_read_string(node, "clock-output-names", &clk_name); in __socfpga_periph_init()
88 init.name = clk_name; in __socfpga_periph_init()
101 pr_err("Could not register clock:%s\n", clk_name); in __socfpga_periph_init()
108 clk_name); in __socfpga_periph_init()
|
| D | clk-pll.c | 79 const char *clk_name = node->name; in __socfpga_pll_init() local
97 of_property_read_string(node, "clock-output-names", &clk_name); in __socfpga_pll_init()
99 init.name = clk_name; in __socfpga_pll_init()
113 pr_err("Could not register clock:%s\n", clk_name); in __socfpga_pll_init()
120 clk_name); in __socfpga_pll_init()
|
| D | clk-periph-a10.c | 66 const char *clk_name = node->name; in __socfpga_periph_init() local
96 of_property_read_string(node, "clock-output-names", &clk_name); in __socfpga_periph_init()
98 init.name = clk_name; in __socfpga_periph_init()
111 pr_err("Could not register clock:%s\n", clk_name); in __socfpga_periph_init()
118 clk_name); in __socfpga_periph_init()
|
| /linux-6.12.1/drivers/clk/keystone/ |
| D | pll.c | 254 const char *clk_name = node->name; in of_pll_div_clk_init() local
256 of_property_read_string(node, "clock-output-names", &clk_name); in of_pll_div_clk_init()
282 clk = clk_register_divider(NULL, clk_name, parent_name, 0, reg, shift, in of_pll_div_clk_init()
285 pr_err("%s: error registering divider %s\n", __func__, clk_name); in of_pll_div_clk_init()
304 const char *clk_name = node->name; in of_pll_mux_clk_init() local
306 of_property_read_string(node, "clock-output-names", &clk_name); in of_pll_mux_clk_init()
329 clk = clk_register_mux(NULL, clk_name, (const char **)&parents, in of_pll_mux_clk_init()
333 pr_err("%s: error registering mux %s\n", __func__, clk_name); in of_pll_mux_clk_init()
|
| /linux-6.12.1/drivers/regulator/ |
| D | raa215300.c | 69 const char *clk_name = NULL; in raa215300_i2c_probe() local
112 clk_name = xin_name; in raa215300_i2c_probe()
118 clk_name = clkin_name; in raa215300_i2c_probe()
121 if (clk_name) { in raa215300_i2c_probe()
130 hw = devm_clk_hw_register_fixed_rate(dev, clk_name, NULL, 0, 32768); in raa215300_i2c_probe()
134 ret = devm_clk_hw_register_clkdev(dev, hw, clk_name, NULL); in raa215300_i2c_probe()
|
| /linux-6.12.1/drivers/clk/ti/ |
| D | fixed-factor.c | 31 const char *clk_name = ti_dt_clk_name(node); in of_ti_fixed_factor_clk_setup() local
51 clk = clk_register_fixed_factor(NULL, clk_name, parent_name, flags, in of_ti_fixed_factor_clk_setup()
57 ti_clk_add_alias(clk, clk_name); in of_ti_fixed_factor_clk_setup()
|