Home
last modified time | relevance | path

Searched refs:clk_ctrl (Results 1 – 25 of 36) sorted by relevance

12

/linux-6.12.1/arch/mips/ath79/
Dclock.c238 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
307 clk_ctrl = __raw_readl(pll_base + AR934X_PLL_CPU_DDR_CLK_CTRL_REG); in ar934x_clocks_init()
309 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT) & in ar934x_clocks_init()
312 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS) in ar934x_clocks_init()
314 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL) in ar934x_clocks_init()
319 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT) & in ar934x_clocks_init()
322 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS) in ar934x_clocks_init()
324 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL) in ar934x_clocks_init()
329 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT) & in ar934x_clocks_init()
332 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS) in ar934x_clocks_init()
[all …]
/linux-6.12.1/drivers/gpu/drm/msm/disp/dpu1/catalog/
Ddpu_4_1_sdm670.h32 .clk_ctrl = DPU_CLK_CTRL_VIG0,
40 .clk_ctrl = DPU_CLK_CTRL_VIG0,
48 .clk_ctrl = DPU_CLK_CTRL_DMA0,
56 .clk_ctrl = DPU_CLK_CTRL_DMA1,
64 .clk_ctrl = DPU_CLK_CTRL_DMA2,
Ddpu_4_0_sdm845.h73 .clk_ctrl = DPU_CLK_CTRL_VIG0,
81 .clk_ctrl = DPU_CLK_CTRL_VIG1,
89 .clk_ctrl = DPU_CLK_CTRL_VIG2,
97 .clk_ctrl = DPU_CLK_CTRL_VIG3,
105 .clk_ctrl = DPU_CLK_CTRL_DMA0,
113 .clk_ctrl = DPU_CLK_CTRL_DMA1,
121 .clk_ctrl = DPU_CLK_CTRL_DMA2,
129 .clk_ctrl = DPU_CLK_CTRL_DMA3,
Ddpu_3_0_msm8998.h75 .clk_ctrl = DPU_CLK_CTRL_VIG0,
83 .clk_ctrl = DPU_CLK_CTRL_VIG1,
91 .clk_ctrl = DPU_CLK_CTRL_VIG2,
99 .clk_ctrl = DPU_CLK_CTRL_VIG3,
107 .clk_ctrl = DPU_CLK_CTRL_DMA0,
115 .clk_ctrl = DPU_CLK_CTRL_DMA1,
123 .clk_ctrl = DPU_CLK_CTRL_DMA2,
131 .clk_ctrl = DPU_CLK_CTRL_DMA3,
Ddpu_7_0_sm8350.h81 .clk_ctrl = DPU_CLK_CTRL_VIG0,
89 .clk_ctrl = DPU_CLK_CTRL_VIG1,
97 .clk_ctrl = DPU_CLK_CTRL_VIG2,
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
113 .clk_ctrl = DPU_CLK_CTRL_DMA0,
121 .clk_ctrl = DPU_CLK_CTRL_DMA1,
129 .clk_ctrl = DPU_CLK_CTRL_DMA2,
137 .clk_ctrl = DPU_CLK_CTRL_DMA3,
308 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_5_0_sm8150.h83 .clk_ctrl = DPU_CLK_CTRL_VIG0,
91 .clk_ctrl = DPU_CLK_CTRL_VIG1,
99 .clk_ctrl = DPU_CLK_CTRL_VIG2,
107 .clk_ctrl = DPU_CLK_CTRL_VIG3,
115 .clk_ctrl = DPU_CLK_CTRL_DMA0,
123 .clk_ctrl = DPU_CLK_CTRL_DMA1,
131 .clk_ctrl = DPU_CLK_CTRL_DMA2,
139 .clk_ctrl = DPU_CLK_CTRL_DMA3,
301 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_6_0_sm8250.h81 .clk_ctrl = DPU_CLK_CTRL_VIG0,
89 .clk_ctrl = DPU_CLK_CTRL_VIG1,
97 .clk_ctrl = DPU_CLK_CTRL_VIG2,
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
113 .clk_ctrl = DPU_CLK_CTRL_DMA0,
121 .clk_ctrl = DPU_CLK_CTRL_DMA1,
129 .clk_ctrl = DPU_CLK_CTRL_DMA2,
137 .clk_ctrl = DPU_CLK_CTRL_DMA3,
341 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_5_1_sc8180x.h82 .clk_ctrl = DPU_CLK_CTRL_VIG0,
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
106 .clk_ctrl = DPU_CLK_CTRL_VIG3,
114 .clk_ctrl = DPU_CLK_CTRL_DMA0,
122 .clk_ctrl = DPU_CLK_CTRL_DMA1,
130 .clk_ctrl = DPU_CLK_CTRL_DMA2,
138 .clk_ctrl = DPU_CLK_CTRL_DMA3,
308 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_8_1_sm8450.h82 .clk_ctrl = DPU_CLK_CTRL_VIG0,
90 .clk_ctrl = DPU_CLK_CTRL_VIG1,
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
106 .clk_ctrl = DPU_CLK_CTRL_VIG3,
114 .clk_ctrl = DPU_CLK_CTRL_DMA0,
122 .clk_ctrl = DPU_CLK_CTRL_DMA1,
130 .clk_ctrl = DPU_CLK_CTRL_DMA2,
138 .clk_ctrl = DPU_CLK_CTRL_DMA3,
326 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_6_2_sc7180.h58 .clk_ctrl = DPU_CLK_CTRL_VIG0,
66 .clk_ctrl = DPU_CLK_CTRL_DMA0,
74 .clk_ctrl = DPU_CLK_CTRL_DMA1,
82 .clk_ctrl = DPU_CLK_CTRL_DMA2,
162 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_6_4_sm6350.h66 .clk_ctrl = DPU_CLK_CTRL_VIG0,
74 .clk_ctrl = DPU_CLK_CTRL_DMA0,
82 .clk_ctrl = DPU_CLK_CTRL_DMA1,
90 .clk_ctrl = DPU_CLK_CTRL_DMA2,
156 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_8_0_sc8280xp.h81 .clk_ctrl = DPU_CLK_CTRL_VIG0,
89 .clk_ctrl = DPU_CLK_CTRL_VIG1,
97 .clk_ctrl = DPU_CLK_CTRL_VIG2,
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
113 .clk_ctrl = DPU_CLK_CTRL_DMA0,
121 .clk_ctrl = DPU_CLK_CTRL_DMA1,
129 .clk_ctrl = DPU_CLK_CTRL_DMA2,
137 .clk_ctrl = DPU_CLK_CTRL_DMA3,
Ddpu_5_2_sm7150.h79 .clk_ctrl = DPU_CLK_CTRL_VIG0,
87 .clk_ctrl = DPU_CLK_CTRL_VIG1,
95 .clk_ctrl = DPU_CLK_CTRL_DMA0,
103 .clk_ctrl = DPU_CLK_CTRL_DMA1,
111 .clk_ctrl = DPU_CLK_CTRL_DMA2,
266 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_7_2_sc7280.h63 .clk_ctrl = DPU_CLK_CTRL_VIG0,
71 .clk_ctrl = DPU_CLK_CTRL_DMA0,
79 .clk_ctrl = DPU_CLK_CTRL_DMA1,
87 .clk_ctrl = DPU_CLK_CTRL_DMA2,
174 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_3_2_sdm660.h70 .clk_ctrl = DPU_CLK_CTRL_VIG0,
78 .clk_ctrl = DPU_CLK_CTRL_VIG1,
86 .clk_ctrl = DPU_CLK_CTRL_DMA0,
94 .clk_ctrl = DPU_CLK_CTRL_DMA1,
102 .clk_ctrl = DPU_CLK_CTRL_DMA2,
Ddpu_3_3_sdm630.h69 .clk_ctrl = DPU_CLK_CTRL_VIG0,
77 .clk_ctrl = DPU_CLK_CTRL_DMA0,
85 .clk_ctrl = DPU_CLK_CTRL_DMA1,
93 .clk_ctrl = DPU_CLK_CTRL_DMA2,
Ddpu_5_4_sm6125.h76 .clk_ctrl = DPU_CLK_CTRL_VIG0,
84 .clk_ctrl = DPU_CLK_CTRL_DMA0,
92 .clk_ctrl = DPU_CLK_CTRL_DMA1,
150 .clk_ctrl = DPU_CLK_CTRL_WB2,
Ddpu_6_3_sm6115.h45 .clk_ctrl = DPU_CLK_CTRL_VIG0,
53 .clk_ctrl = DPU_CLK_CTRL_DMA0,
Ddpu_6_5_qcm2290.h45 .clk_ctrl = DPU_CLK_CTRL_VIG0,
53 .clk_ctrl = DPU_CLK_CTRL_DMA0,
Ddpu_6_9_sm6375.h46 .clk_ctrl = DPU_CLK_CTRL_VIG0,
54 .clk_ctrl = DPU_CLK_CTRL_DMA0,
/linux-6.12.1/include/linux/platform_data/
Dnet-cw1200.h19 int (*clk_ctrl)(const struct cw1200_platform_data_spi *pdata, member
34 int (*clk_ctrl)(const struct cw1200_platform_data_sdio *pdata, member
/linux-6.12.1/drivers/net/wireless/st/cw1200/
Dcw1200_sdio.c194 if (pdata->clk_ctrl) in cw1200_sdio_off()
195 pdata->clk_ctrl(pdata, false); in cw1200_sdio_off()
228 if (pdata->clk_ctrl) { in cw1200_sdio_on()
229 if (pdata->clk_ctrl(pdata, true)) { in cw1200_sdio_on()
Dcw1200_spi.c290 if (pdata->clk_ctrl) in cw1200_spi_off()
291 pdata->clk_ctrl(pdata, false); in cw1200_spi_off()
313 if (pdata->clk_ctrl) { in cw1200_spi_on()
314 if (pdata->clk_ctrl(pdata, true)) { in cw1200_spi_on()
/linux-6.12.1/sound/soc/codecs/
Dadau1372.c790 unsigned int clk_ctrl = ADAU1372_CLK_CTRL_MCLK_EN; in adau1372_set_power() local
807 clk_ctrl |= ADAU1372_CLK_CTRL_CLKSRC; in adau1372_set_power()
811 ADAU1372_CLK_CTRL_MCLK_EN | ADAU1372_CLK_CTRL_CLKSRC, clk_ctrl); in adau1372_set_power()
919 unsigned int clk_ctrl; in adau1372_probe() local
956 clk_ctrl = ADAU1372_CLK_CTRL_CC_MDIV; in adau1372_probe()
959 clk_ctrl = 0; in adau1372_probe()
962 clk_ctrl = 0; in adau1372_probe()
976 regmap_update_bits(regmap, ADAU1372_REG_CLK_CTRL, ADAU1372_CLK_CTRL_CC_MDIV, clk_ctrl); in adau1372_probe()
/linux-6.12.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_top.c71 enum dpu_clk_ctrl_type clk_ctrl, bool enable) in dpu_hw_setup_clk_force_ctrl() argument
76 if (clk_ctrl <= DPU_CLK_CTRL_NONE || clk_ctrl >= DPU_CLK_CTRL_MAX) in dpu_hw_setup_clk_force_ctrl()
79 return dpu_hw_clk_force_ctrl(&mdp->hw, &mdp->caps->clk_ctrls[clk_ctrl], enable); in dpu_hw_setup_clk_force_ctrl()

12