Home
last modified time | relevance | path

Searched refs:channel_readl (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/dma/dw/
Ddw.c34 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_suspend_chan()
41 u32 cfglo = channel_readl(dwc, CFG_LO); in dw_dma_resume_chan()
Dcore.c132 channel_readl(dwc, SAR), in dwc_dump_chan_regs()
133 channel_readl(dwc, DAR), in dwc_dump_chan_regs()
134 channel_readl(dwc, LLP), in dwc_dump_chan_regs()
135 channel_readl(dwc, CTL_HI), in dwc_dump_chan_regs()
136 channel_readl(dwc, CTL_LO)); in dwc_dump_chan_regs()
292 u32 ctlhi = channel_readl(dwc, CTL_HI); in dwc_get_sent()
293 u32 ctllo = channel_readl(dwc, CTL_LO); in dwc_get_sent()
307 llp = channel_readl(dwc, LLP); in dwc_scan_descriptors()
895 while (!(channel_readl(dwc, CFG_LO) & DWC_CFGL_FIFO_EMPTY) && count--) in dwc_chan_pause()
Didma32.c163 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_suspend_chan()
173 u32 cfglo = channel_readl(dwc, CFG_LO); in idma32_resume_chan()
Dregs.h303 #define channel_readl(dwc, name) \ macro
/linux-6.12.1/drivers/dma/
Dat_hdmac.c297 #define channel_readl(atchan, name) \ macro
402 channel_readl(atchan, SADDR), in vdbg_dump_regs()
403 channel_readl(atchan, DADDR), in vdbg_dump_regs()
404 channel_readl(atchan, CTRLA), in vdbg_dump_regs()
405 channel_readl(atchan, CTRLB), in vdbg_dump_regs()
406 channel_readl(atchan, CFG), in vdbg_dump_regs()
407 channel_readl(atchan, DSCR)); in vdbg_dump_regs()
685 dscr = channel_readl(atchan, DSCR); in atc_get_llis_residue()
687 ctrla = channel_readl(atchan, CTRLA); in atc_get_llis_residue()
692 new_dscr = channel_readl(atchan, DSCR); in atc_get_llis_residue()
[all …]
Dtxx9dmac.c51 #define channel_readl(dc, name) \ macro
339 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_dostart()
611 csr = channel_readl(dc, CSR); in txx9dmac_chan_tasklet()
629 channel_readl(dc, CSR)); in txx9dmac_chan_interrupt()
656 csr = channel_readl(dc, CSR); in txx9dmac_tasklet()
953 if (!(channel_readl(dc, CSR) & TXX9_DMA_CSR_CHNEN) && in txx9dmac_chain_dynamic()
994 if (channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT) { in txx9dmac_alloc_chan_resources()
1056 BUG_ON(channel_readl(dc, CSR) & TXX9_DMA_CSR_XFACT); in txx9dmac_free_chan_resources()
Didma64.c354 u32 ctlhi = channel_readl(idma64c, CTL_HI); in idma64_active_desc_size()
427 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
436 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_deactivate()
444 cfglo = channel_readl(idma64c, CFG_LO); in idma64_chan_activate()
Dpch_dma.c110 #define channel_readl(pdc, name) \ macro
747 pd->ch_regs[i].dev_addr = channel_readl(pd_chan, DEV_ADDR); in pch_dma_save_regs()
748 pd->ch_regs[i].mem_addr = channel_readl(pd_chan, MEM_ADDR); in pch_dma_save_regs()
749 pd->ch_regs[i].size = channel_readl(pd_chan, SIZE); in pch_dma_save_regs()
750 pd->ch_regs[i].next = channel_readl(pd_chan, NEXT); in pch_dma_save_regs()
Didma64.h162 #define channel_readl(idma64c, reg) \ macro