Home
last modified time | relevance | path

Searched refs:cfgBIFPLR3_PCIE_LANE_3_EQUALIZATION_CNTL (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_7_0_offset.h2623 #define cfgBIFPLR3_PCIE_LANE_3_EQUALIZATION_CNTL … macro
Dnbio_7_2_0_offset.h3014 #define cfgBIFPLR3_PCIE_LANE_3_EQUALIZATION_CNTL … macro