Home
last modified time | relevance | path

Searched refs:bpp_x16 (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dsc/
Ddc_dsc.c593 struct fixed31_32 bpp_x16; in compute_bpp_x16_from_target_bandwidth() local
600 bpp_x16 = dc_fixpt_mul_int(effective_bandwidth_in_kbps, 10); in compute_bpp_x16_from_target_bandwidth()
601 bpp_x16 = dc_fixpt_div_int(bpp_x16, timing->pix_clk_100hz); in compute_bpp_x16_from_target_bandwidth()
602 bpp_x16 = dc_fixpt_from_int(dc_fixpt_floor(dc_fixpt_mul_int(bpp_x16, bpp_increment_div))); in compute_bpp_x16_from_target_bandwidth()
603 bpp_x16 = dc_fixpt_div_int(bpp_x16, bpp_increment_div); in compute_bpp_x16_from_target_bandwidth()
604 bpp_x16 = dc_fixpt_mul_int(bpp_x16, 16); in compute_bpp_x16_from_target_bandwidth()
605 return dc_fixpt_floor(bpp_x16); in compute_bpp_x16_from_target_bandwidth()
1133 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp) in dc_dsc_stream_bandwidth_in_kbps() argument
1141 bpp = dc_fixpt_from_fraction(bpp_x16, 16); in dc_dsc_stream_bandwidth_in_kbps()
/linux-6.12.1/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_mst_types.h78 int bpp_x16; member
Damdgpu_dm_mst_types.c860 params[i].timing->dsc_cfg.bits_per_pixel = vars[i + k].bpp_x16; in set_dsc_configs_from_fairness_vars()
976 vars[next_index].bpp_x16 = bpp_x16_from_pbn(params[next_index], vars[next_index].pbn); in increase_dsc_bpp()
997 vars[next_index].bpp_x16 = params[next_index].bw_range.max_target_bpp_x16; in increase_dsc_bpp()
1034 && vars[i + k].bpp_x16 == params[i].bw_range.max_target_bpp_x16 in try_disable_dsc()
1078 vars[next_index].bpp_x16 = 0; in try_disable_dsc()
1105 i, vars[i + k].dsc_enabled, vars[i + k].bpp_x16, vars[i + k].pbn); in log_dsc_params()
1194 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
1216 vars[i + k].bpp_x16 = params[i].bw_range.min_target_bpp_x16; in compute_mst_dsc_configs_for_link()
1224 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/
Ddc_dsc.h90 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp);
/linux-6.12.1/drivers/gpu/drm/display/
Ddrm_dp_helper.c4146 static int drm_dp_link_symbol_cycles(int lane_count, int pixels, int bpp_x16, in drm_dp_link_symbol_cycles() argument
4149 int cycles = DIV_ROUND_UP(pixels * bpp_x16, 16 * symbol_size * lane_count); in drm_dp_link_symbol_cycles()
4156 int bpp_x16, int symbol_size, bool is_mst) in drm_dp_link_dsc_symbol_cycles() argument
4160 bpp_x16, symbol_size, is_mst); in drm_dp_link_dsc_symbol_cycles()
4193 int bpp_x16, unsigned long flags) in drm_dp_bw_overhead() argument
4200 if (lane_count == 0 || hactive == 0 || bpp_x16 == 0) { in drm_dp_bw_overhead()
4203 FXP_Q4_ARGS(bpp_x16)); in drm_dp_bw_overhead()
4242 bpp_x16, symbol_size, in drm_dp_bw_overhead()
4246 bpp_x16, symbol_size, in drm_dp_bw_overhead()
4251 hactive * bpp_x16); in drm_dp_bw_overhead()
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_dp_mst.c92 bool ssc, int dsc_slice_count, int bpp_x16) in intel_dp_mst_bw_overhead() argument
109 bpp_x16, in intel_dp_mst_bw_overhead()
122 int bpp_x16, in intel_dp_mst_compute_m_n() argument
129 intel_link_compute_m_n(bpp_x16, crtc_state->lane_count, in intel_dp_mst_compute_m_n()
138 static int intel_dp_mst_calc_pbn(int pixel_clock, int bpp_x16, int bw_overhead) in intel_dp_mst_calc_pbn() argument
141 intel_dp_effective_data_rate(pixel_clock, bpp_x16, bw_overhead); in intel_dp_mst_calc_pbn()
Dintel_dp.h122 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16,
Dintel_dp.c429 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16, in intel_dp_effective_data_rate() argument
432 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_clock * bpp_x16, bw_overhead), in intel_dp_effective_data_rate()
/linux-6.12.1/include/drm/display/
Ddrm_dp_helper.h871 int bpp_x16, unsigned long flags);