Home
last modified time | relevance | path

Searched refs:bit_idx (Results 1 – 25 of 121) sorted by relevance

12345

/linux-6.12.1/drivers/clk/imx/
Dclk-imx95-blk-ctl.c45 u32 bit_idx; member
66 .bit_idx = 0,
76 .bit_idx = 1,
86 .bit_idx = 2,
106 .bit_idx = 0,
116 .bit_idx = 1,
126 .bit_idx = 4,
136 .bit_idx = 5,
146 .bit_idx = 6,
165 .bit_idx = 0,
[all …]
Dclk-gate2.c31 u8 bit_idx; member
47 reg &= ~(gate->cgr_mask << gate->bit_idx); in clk_gate2_do_shared_clks()
49 reg |= (gate->cgr_val & gate->cgr_mask) << gate->bit_idx; in clk_gate2_do_shared_clks()
89 static int clk_gate2_reg_is_enabled(void __iomem *reg, u8 bit_idx, in clk_gate2_reg_is_enabled() argument
94 if (((val >> bit_idx) & cgr_mask) == cgr_val) in clk_gate2_reg_is_enabled()
108 ret = clk_gate2_reg_is_enabled(gate->reg, gate->bit_idx, in clk_gate2_is_enabled()
138 void __iomem *reg, u8 bit_idx, u8 cgr_val, u8 cgr_mask, in clk_hw_register_gate2() argument
153 gate->bit_idx = bit_idx; in clk_hw_register_gate2()
Dclk-lpcg-scu.c35 u8 bit_idx; member
53 reg &= ~(CLK_GATE_SCU_LPCG_MASK << clk->bit_idx); in clk_lpcg_scu_enable()
59 reg |= val << clk->bit_idx; in clk_lpcg_scu_enable()
76 reg &= ~(CLK_GATE_SCU_LPCG_MASK << clk->bit_idx); in clk_lpcg_scu_disable()
89 void __iomem *reg, u8 bit_idx, bool hw_gate) in __imx_clk_lpcg_scu() argument
101 clk->bit_idx = bit_idx; in __imx_clk_lpcg_scu()
Dclk-gate-93.c38 u32 bit_idx; member
58 val &= ~(gate->mask << gate->bit_idx); in imx93_clk_gate_do_hardware()
60 val |= (gate->val & gate->mask) << gate->bit_idx; in imx93_clk_gate_do_hardware()
111 if (((val >> gate->bit_idx) & gate->mask) == gate->val) in imx93_clk_gate_reg_is_enabled()
158 unsigned long flags, void __iomem *reg, u32 bit_idx, u32 val, in imx93_clk_gate() argument
173 gate->bit_idx = bit_idx; in imx93_clk_gate()
Dclk-scu.h44 void __iomem *reg, u8 bit_idx, bool hw_gate);
65 void __iomem *reg, u8 bit_idx, bool hw_gate) in imx_clk_lpcg_scu_dev() argument
68 bit_idx, hw_gate); in imx_clk_lpcg_scu_dev()
73 u8 bit_idx, bool hw_gate) in imx_clk_lpcg_scu() argument
76 bit_idx, hw_gate); in imx_clk_lpcg_scu()
/linux-6.12.1/drivers/clk/
Dclk-gate.c71 reg = BIT(gate->bit_idx + 16); in clk_gate_endisable()
73 reg |= BIT(gate->bit_idx); in clk_gate_endisable()
78 reg |= BIT(gate->bit_idx); in clk_gate_endisable()
80 reg &= ~BIT(gate->bit_idx); in clk_gate_endisable()
112 reg ^= BIT(gate->bit_idx); in clk_gate_is_enabled()
114 reg &= BIT(gate->bit_idx); in clk_gate_is_enabled()
132 void __iomem *reg, u8 bit_idx, in __clk_hw_register_gate() argument
141 if (bit_idx > 15) { in __clk_hw_register_gate()
165 gate->bit_idx = bit_idx; in __clk_hw_register_gate()
187 void __iomem *reg, u8 bit_idx, in clk_register_gate() argument
[all …]
Dclk-stm32f4.c49 u8 bit_idx; member
410 u8 bit_idx; member
420 if (readl(base + STM32F4_RCC_CFGR) & BIT(am->bit_idx)) in clk_apb_mul_recalc_rate()
432 if (readl(base + STM32F4_RCC_CFGR) & BIT(am->bit_idx)) in clk_apb_mul_round_rate()
464 unsigned long flags, u8 bit_idx) in clk_register_apb_mul() argument
474 am->bit_idx = bit_idx; in clk_register_apb_mul()
539 u8 bit_idx; member
811 pll->gate.bit_idx = vco->bit_idx; in stm32f4_rcc_register_pll()
817 pll->status = (readl(base + STM32F4_RCC_CR) >> vco->bit_idx) & 0x1; in stm32f4_rcc_register_pll()
959 void __iomem *reg, u8 bit_idx, u8 bit_rdy_idx, in clk_register_rgate() argument
[all …]
Dclk-stm32h7.c217 void __iomem *reg, u8 bit_idx, u8 bit_rdy, in clk_register_ready_gate() argument
238 rgate->gate.bit_idx = bit_idx; in clk_register_ready_gate()
253 u8 bit_idx; member
332 static struct clk_gate *_get_cgate(void __iomem *reg, u8 bit_idx, u32 flags, in _get_cgate() argument
342 gate->bit_idx = bit_idx; in _get_cgate()
402 cfg->gate->bit_idx, in get_cfg_composite_div()
593 u8 bit_idx; member
603 .bit_idx = _bit_idx,\
622 u8 bit_idx; member
637 .bit_idx = 24,
[all …]
/linux-6.12.1/drivers/net/wireless/ath/wcn36xx/
Dfirmware.c84 int arr_idx, bit_idx; in wcn36xx_firmware_set_feat_caps() local
92 bit_idx = cap % 32; in wcn36xx_firmware_set_feat_caps()
93 bitmap[arr_idx] |= (1 << bit_idx); in wcn36xx_firmware_set_feat_caps()
99 int arr_idx, bit_idx; in wcn36xx_firmware_get_feat_caps() local
107 bit_idx = cap % 32; in wcn36xx_firmware_get_feat_caps()
109 return (bitmap[arr_idx] & (1 << bit_idx)) ? 1 : 0; in wcn36xx_firmware_get_feat_caps()
115 int arr_idx, bit_idx; in wcn36xx_firmware_clear_feat_caps() local
123 bit_idx = cap % 32; in wcn36xx_firmware_clear_feat_caps()
124 bitmap[arr_idx] &= ~(1 << bit_idx); in wcn36xx_firmware_clear_feat_caps()
/linux-6.12.1/drivers/xen/events/
Devents_2l.c170 int word_idx, bit_idx; in evtchn_2l_handle_events() local
180 bit_idx = evtchn % BITS_PER_LONG; in evtchn_2l_handle_events()
181 if (active_evtchns(cpu, s, word_idx) & (1ULL << bit_idx)) in evtchn_2l_handle_events()
207 bit_idx = 0; in evtchn_2l_handle_events()
213 bit_idx = 0; /* usually scan entire word from start */ in evtchn_2l_handle_events()
228 bit_idx = start_bit_idx; in evtchn_2l_handle_events()
235 bits = MASK_LSBS(pending_bits, bit_idx); in evtchn_2l_handle_events()
241 bit_idx = EVTCHN_FIRST_BIT(bits); in evtchn_2l_handle_events()
244 port = (word_idx * BITS_PER_EVTCHN_WORD) + bit_idx; in evtchn_2l_handle_events()
247 bit_idx = (bit_idx + 1) % BITS_PER_EVTCHN_WORD; in evtchn_2l_handle_events()
[all …]
/linux-6.12.1/drivers/clk/hisilicon/
Dclkgate-separated.c27 u8 bit_idx; /* bits in enable/disable register */ member
41 reg = BIT(sclk->bit_idx); in clkgate_separated_enable()
58 reg = BIT(sclk->bit_idx); in clkgate_separated_disable()
72 reg &= BIT(sclk->bit_idx); in clkgate_separated_is_enabled()
86 void __iomem *reg, u8 bit_idx, in hisi_register_clkgate_sep() argument
104 sclk->bit_idx = bit_idx; in hisi_register_clkgate_sep()
/linux-6.12.1/drivers/clk/meson/
Da1-peripherals.c23 .bit_idx = 0,
38 .bit_idx = 1,
53 .bit_idx = 2,
68 .bit_idx = 3,
83 .bit_idx = 4,
98 .bit_idx = 5,
113 .bit_idx = 6,
128 .bit_idx = 31,
193 .bit_idx = 24,
227 .bit_idx = 30,
[all …]
Ds4-peripherals.c23 .bit_idx = 31,
107 .bit_idx = 30,
192 .bit_idx = 29,
238 .bit_idx = 13,
270 .bit_idx = 31,
361 .bit_idx = 30,
377 .bit_idx = 31,
468 .bit_idx = 30,
523 .bit_idx = 8,
539 .bit_idx = 11,
[all …]
Daxg.c340 .bit_idx = 27,
367 .bit_idx = 28,
405 .bit_idx = 29,
431 .bit_idx = 30,
459 .bit_idx = 31,
525 .bit_idx = 14,
576 .bit_idx = 14,
632 .bit_idx = 14,
683 .bit_idx = 0,
833 .bit_idx = 4,
[all …]
Dmeson8b.c333 .bit_idx = 27,
361 .bit_idx = 28,
389 .bit_idx = 29,
417 .bit_idx = 30,
445 .bit_idx = 31,
510 .bit_idx = 14,
555 .bit_idx = 14,
600 .bit_idx = 14,
657 .bit_idx = 7,
839 .bit_idx = 8,
[all …]
Dc3-pll.c40 .bit_idx = 0,
81 .bit_idx = 24,
109 .bit_idx = 4,
137 .bit_idx = 20,
165 .bit_idx = 21,
193 .bit_idx = 22,
221 .bit_idx = 23,
514 .bit_idx = 1,
547 .bit_idx = 0,
577 .bit_idx = 9,
[all …]
Dgxbb.c574 .bit_idx = 27,
601 .bit_idx = 28,
639 .bit_idx = 29,
665 .bit_idx = 30,
691 .bit_idx = 31,
778 .bit_idx = 14,
830 .bit_idx = 14,
873 .bit_idx = 14,
935 .bit_idx = 7,
986 .bit_idx = 8,
[all …]
Dg12a-aoclk.c50 .bit_idx = (_bit), \
82 .bit_idx = 14,
109 .bit_idx = 31,
182 .bit_idx = 30,
200 .bit_idx = 31,
273 .bit_idx = 30,
361 .bit_idx = 8,
Dc3-peripherals.c54 .bit_idx = 31,
133 .bit_idx = 30,
171 .bit_idx = (_bit), \
341 .bit_idx = 11,
389 .bit_idx = 12,
460 .bit_idx = 11,
512 .bit_idx = 8,
564 .bit_idx = _bit, \
718 .bit_idx = 6,
765 .bit_idx = 22,
[all …]
Ds4-pll.c107 .bit_idx = 24,
133 .bit_idx = 20,
159 .bit_idx = 21,
185 .bit_idx = 22,
211 .bit_idx = 23,
239 .bit_idx = 25,
562 .bit_idx = 31,
616 .bit_idx = 31,
670 .bit_idx = 31,
724 .bit_idx = 31,
/linux-6.12.1/drivers/clk/actions/
Dowl-gate.c27 reg |= BIT(gate_hw->bit_idx); in owl_gate_set()
29 reg &= ~BIT(gate_hw->bit_idx); in owl_gate_set()
60 reg ^= BIT(gate_hw->bit_idx); in owl_gate_clk_is_enabled()
62 return !!(reg & BIT(gate_hw->bit_idx)); in owl_gate_clk_is_enabled()
/linux-6.12.1/drivers/clk/stm32/
Dreset-stm32.c43 line->bit_idx = offset; in stm32_get_reset_line()
70 writel(BIT(ptr_line->bit_idx), addr); in stm32_reset_update()
81 reg |= BIT(ptr_line->bit_idx); in stm32_reset_update()
83 reg &= ~BIT(ptr_line->bit_idx); in stm32_reset_update()
119 return !!(reg & BIT(ptr_line->bit_idx)); in stm32_reset_status()
/linux-6.12.1/drivers/clk/mvebu/
Dcp110-system-controller.c116 u8 bit_idx; member
126 BIT(gate->bit_idx), BIT(gate->bit_idx)); in cp110_gate_enable()
136 BIT(gate->bit_idx), 0); in cp110_gate_disable()
146 return val & BIT(gate->bit_idx); in cp110_gate_is_enabled()
157 struct regmap *regmap, u8 bit_idx) in cp110_register_gate() argument
176 gate->bit_idx = bit_idx; in cp110_register_gate()
/linux-6.12.1/drivers/gpio/
Dgpio-graniterapids.c162 unsigned int bit_idx = gpio % GNR_PINS_PER_REG; in gnr_gpio_irq_ack() local
169 reg &= ~BIT(bit_idx); in gnr_gpio_irq_ack()
177 unsigned int bit_idx = gpio % GNR_PINS_PER_REG; in gnr_gpio_irq_mask_unmask() local
185 reg &= ~BIT(bit_idx); in gnr_gpio_irq_mask_unmask()
187 reg |= BIT(bit_idx); in gnr_gpio_irq_mask_unmask()
264 unsigned int bit_idx; in gnr_gpio_irq() local
274 for_each_set_bit(bit_idx, &pending, GNR_PINS_PER_REG) { in gnr_gpio_irq()
275 unsigned int hwirq = i * GNR_PINS_PER_REG + bit_idx; in gnr_gpio_irq()
/linux-6.12.1/drivers/mmc/host/
Dmeson-mx-sdhc-clkc.c126 clkc_data->mod_clk_en.bit_idx = 15; in meson_mx_sdhc_register_clkc()
135 clkc_data->tx_clk_en.bit_idx = 14; in meson_mx_sdhc_register_clkc()
144 clkc_data->rx_clk_en.bit_idx = 13; in meson_mx_sdhc_register_clkc()
153 clkc_data->sd_clk_en.bit_idx = 12; in meson_mx_sdhc_register_clkc()

12345