Searched refs:apb_base (Results 1 – 6 of 6) sorted by relevance
/linux-6.12.1/drivers/pci/controller/dwc/ |
D | pcie-keembay.c | 60 void __iomem *apb_base; member 96 val = readl(pcie->apb_base + PCIE_REGS_PCIE_APP_CNTRL); in keembay_pcie_ltssm_set() 101 writel(val, pcie->apb_base + PCIE_REGS_PCIE_APP_CNTRL); in keembay_pcie_ltssm_set() 109 val = readl(pcie->apb_base + PCIE_REGS_PCIE_SII_PM_STATE); in keembay_pcie_link_up() 125 ret = readl_poll_timeout(pcie->apb_base + PCIE_REGS_PCIE_PHY_STAT, in keembay_pcie_start_link() 216 writel(val, pcie->apb_base + PCIE_REGS_LJPLL_CNTRL_2); in keembay_pcie_pll_init() 220 writel(val, pcie->apb_base + PCIE_REGS_LJPLL_CNTRL_3); in keembay_pcie_pll_init() 223 writel(val, pcie->apb_base + PCIE_REGS_LJPLL_CNTRL_0); in keembay_pcie_pll_init() 225 ret = readl_poll_timeout(pcie->apb_base + PCIE_REGS_LJPLL_STA, in keembay_pcie_pll_init() 253 val = readl(pcie->apb_base + PCIE_REGS_INTERRUPT_STATUS); in keembay_pcie_msi_irq_handler() [all …]
|
D | pcie-dw-rockchip.c | 59 void __iomem *apb_base; member 77 return readl_relaxed(rockchip->apb_base + reg); in rockchip_pcie_readl_apb() 83 writel_relaxed(val, rockchip->apb_base + reg); in rockchip_pcie_writel_apb() 340 rockchip->apb_base = devm_platform_ioremap_resource_byname(pdev, "apb"); in rockchip_pcie_resource_get() 341 if (IS_ERR(rockchip->apb_base)) in rockchip_pcie_resource_get() 342 return dev_err_probe(&pdev->dev, PTR_ERR(rockchip->apb_base), in rockchip_pcie_resource_get()
|
D | pcie-kirin.c | 456 void __iomem *apb_base; in kirin_pcie_get_resource() local 459 apb_base = devm_platform_ioremap_resource_byname(pdev, "apb"); in kirin_pcie_get_resource() 460 if (IS_ERR(apb_base)) in kirin_pcie_get_resource() 461 return PTR_ERR(apb_base); in kirin_pcie_get_resource() 463 kirin_pcie->apb = devm_regmap_init_mmio(dev, apb_base, in kirin_pcie_get_resource()
|
/linux-6.12.1/drivers/pci/controller/ |
D | pcie-rockchip.h | 292 void __iomem *apb_base; /* DT apb-base */ member 325 return readl(rockchip->apb_base + reg); in rockchip_pcie_read() 331 writel(val, rockchip->apb_base + reg); in rockchip_pcie_write()
|
D | pcie-rockchip.c | 50 rockchip->apb_base = in rockchip_pcie_parse_dt() 52 if (IS_ERR(rockchip->apb_base)) in rockchip_pcie_parse_dt() 53 return PTR_ERR(rockchip->apb_base); in rockchip_pcie_parse_dt()
|
D | pcie-rockchip-host.c | 105 addr = rockchip->apb_base + PCIE_RC_CONFIG_NORMAL_BASE + where; in rockchip_pcie_rd_own_conf() 132 addr = rockchip->apb_base + PCIE_RC_CONFIG_NORMAL_BASE + offset; in rockchip_pcie_wr_own_conf() 331 err = readl_poll_timeout(rockchip->apb_base + PCIE_CLIENT_BASIC_STATUS1, in rockchip_pcie_host_init_port() 348 err = readl_poll_timeout(rockchip->apb_base + PCIE_CORE_CTRL, in rockchip_pcie_host_init_port() 856 err = readl_poll_timeout(rockchip->apb_base + PCIE_CLIENT_DEBUG_OUT_0, in rockchip_pcie_wait_l2()
|