Home
last modified time | relevance | path

Searched refs:_div_width (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/clk/sophgo/
Dclk-cv18xx-ip.h78 _div_reg, _div_shift, _div_width, _div_init, \ argument
86 _div_width, _div_init, \
106 _div_reg, _div_shift, _div_width, _div_init, \ argument
110 _div_reg, _div_shift, _div_width, _div_init,\
114 _div_reg, _div_shift, _div_width, _div_init, \ argument
120 _div_width, _div_init, _div_flag, \
147 _div_reg, _div_shift, _div_width, _div_init, \ argument
157 _div_width, _div_init, \
164 _div_reg, _div_shift, _div_width, _div_init, \ argument
169 _div_reg, _div_shift, _div_width, _div_init,\
[all …]
/linux-6.12.1/drivers/clk/tegra/
Dclk.h643 _div_shift, _div_width, _div_frac_width, \ argument
657 .width = _div_width, \
687 _div_width, _div_frac_width, _div_flags, \ argument
697 _div_width, _div_frac_width, \
708 _div_width, _div_frac_width, _div_flags, \ argument
712 _div_shift, _div_width, _div_frac_width, _div_flags, \
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mtk.h163 _div_width, _div_shift) { \ argument
169 .divider_width = _div_width, \
/linux-6.12.1/drivers/clk/stm32/
Dclk-stm32mp1.c1323 #define _STM32_DIV(_div_offset, _div_shift, _div_width,\ argument
1329 .width = _div_width,\
1336 #define _DIV(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1337 _STM32_DIV(_div_offset, _div_shift, _div_width,\
1340 #define _DIV_RTC(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1341 _STM32_DIV(_div_offset, _div_shift, _div_width,\
/linux-6.12.1/drivers/clk/
Dclk-bm1880.c144 _div_shift, _div_width, _div_initval, _table, \ argument
153 .div_width = _div_width, \
/linux-6.12.1/drivers/clk/meson/
Daxg-audio.c85 #define AUD_SCLK_DIV(_name, _reg, _div_shift, _div_width, \ argument
91 .width = (_div_width), \