Home
last modified time | relevance | path

Searched refs:_MASKED_BIT_DISABLE (Results 1 – 22 of 22) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/gvt/
Dreg.h96 ((_val) & _MASKED_BIT_DISABLE(_b))
Dhandlers.c2117 else if (data & _MASKED_BIT_DISABLE(RESET_CTL_REQUEST_RESET)) in ring_reset_ctl_write()
/linux-6.12.1/drivers/gpu/drm/i915/
Di915_reg_defs.h205 #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0)) macro
Dintel_clock_gating.c657 _MASKED_BIT_DISABLE(ECO_FLIP_DONE)); in gen3_init_clock_gating()
676 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE)); in i85x_init_clock_gating()
Di915_perf.c2948 _MASKED_BIT_DISABLE(STALL_DOP_GATING_DISABLE)); in gen12_disable_metric_set()
2950 _MASKED_BIT_DISABLE(GEN12_DISABLE_DOP_GATING)); in gen12_disable_metric_set()
Dintel_uncore.c126 #define fw_clear(d, val) writel(_MASKED_BIT_DISABLE((val)), (d)->reg_set)
/linux-6.12.1/drivers/gpu/drm/i915/gt/
Dintel_engine_pm.c27 _MASKED_BIT_DISABLE(IDLE_MSG_DISABLE)); in intel_gsc_idle_msg_enable()
Dintel_ring_submission.c249 RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in xcs_resume()
786 *cs++ = _MASKED_BIT_DISABLE( in mi_set_context()
1040 _MASKED_BIT_DISABLE(GEN6_PSMI_SLEEP_MSG_DISABLE)); in gen6_bsd_submit_request()
Dintel_lrc.c847 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT); in init_common_regs()
851 ctl |= _MASKED_BIT_DISABLE(CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT | in init_common_regs()
Dintel_rc6.c778 _MASKED_BIT_DISABLE(VLV_COUNT_RANGE_HIGH)); in vlv_residency_raw()
Dintel_workarounds.c313 wa_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val, true); in wa_masked_dis()
319 wa_mcr_add(wal, reg, 0, _MASKED_BIT_DISABLE(val), val, true); in wa_mcr_masked_dis()
Dintel_reset.c608 _MASKED_BIT_DISABLE(RESET_CTL_REQUEST_RESET)); in gen8_engine_reset_cancel()
Dintel_engine_cs.c1698 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in intel_engine_cancel_stop_cs()
Dintel_execlists_submission.c2945 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in enable_execlists()
/linux-6.12.1/drivers/gpu/drm/i915/pxp/
Dintel_pxp.c68 _MASKED_BIT_DISABLE(KCR_INIT_ALLOW_DISPLAY_ME_WRITES); in kcr_pxp_set_status()
/linux-6.12.1/drivers/gpu/drm/xe/
Dxe_uc_fw.c844 xe_mmio_write32(gt, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
Dxe_oa.c796 _MASKED_BIT_DISABLE(STALL_DOP_GATING_DISABLE)); in xe_oa_disable_metric_set()
798 _MASKED_BIT_DISABLE(DISABLE_DOP_GATING)); in xe_oa_disable_metric_set()
Dxe_hw_engine.c336 _MASKED_BIT_DISABLE(STOP_RING)); in xe_hw_engine_enable_ring()
/linux-6.12.1/drivers/gpu/drm/i915/gt/uc/
Dintel_uc_fw.c1126 intel_uncore_write_fw(uncore, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
Dintel_guc_submission.c4352 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in start_engine()
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_display_irq.c1403 intel_uncore_write(&i915->uncore, SCPD0, _MASKED_BIT_DISABLE(CSTATE_RENDER_CLOCK_GATE_DISABLE)); in i915gm_disable_vblank()
Di9xx_wm.c162 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN); in _intel_set_memory_cxsr()
173 _MASKED_BIT_DISABLE(INSTPM_SELF_EN); in _intel_set_memory_cxsr()