Home
last modified time | relevance | path

Searched refs:WritebackHTaps (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_mode_vba_314.h37 unsigned int WritebackHTaps,
Ddisplay_mode_vba_314.c2051 v->WritebackHTaps[k],
3469 unsigned int WritebackHTaps, argument
3478 DISPCLK_H = PixelClock * dml_ceil(WritebackHTaps / 8.0, 1) / WritebackHRatio;
4010 || v->WritebackHTaps[k] > v->WritebackMaxHSCLTaps
4012 || v->WritebackHRatio[k] > v->WritebackHTaps[k] || v->WritebackVRatio[k] > v->WritebackVTaps[k]
4013 || (v->WritebackHTaps[k] > 2.0 && ((v->WritebackHTaps[k] % 2) == 1))) {
4033 v->WritebackHTaps[k],
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_mode_vba_31.h36 unsigned int WritebackHTaps,
Ddisplay_mode_vba_31.c2033 v->WritebackHTaps[k],
3363 unsigned int WritebackHTaps, argument
3372 DISPCLK_H = PixelClock * dml_ceil(WritebackHTaps / 8.0, 1) / WritebackHRatio;
3919 || v->WritebackHTaps[k] > v->WritebackMaxHSCLTaps
3921 || v->WritebackHRatio[k] > v->WritebackHTaps[k] || v->WritebackVRatio[k] > v->WritebackVTaps[k]
3922 || (v->WritebackHTaps[k] > 2.0 && ((v->WritebackHTaps[k] % 2) == 1))) {
3942 v->WritebackHTaps[k],
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_mode_vba_30.h36 unsigned int WritebackHTaps,
Ddisplay_mode_vba_30.c1891 v->WritebackHTaps[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3237 unsigned int WritebackHTaps, in dml30_CalculateWriteBackDISPCLK() argument
3246 DISPCLK_H = PixelClock * dml_ceil(WritebackHTaps / 8.0, 1) / WritebackHRatio; in dml30_CalculateWriteBackDISPCLK()
3721 || v->WritebackHTaps[k] in dml30_ModeSupportAndSystemConfigurationFull()
3726 > v->WritebackHTaps[k] in dml30_ModeSupportAndSystemConfigurationFull()
3729 || (v->WritebackHTaps[k] > 2.0 in dml30_ModeSupportAndSystemConfigurationFull()
3730 && ((v->WritebackHTaps[k] % 2) in dml30_ModeSupportAndSystemConfigurationFull()
3750 v->WritebackHTaps[k], in dml30_ModeSupportAndSystemConfigurationFull()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_mode_vba_util_32.h840 unsigned int WritebackHTaps,
Ddisplay_mode_vba_32.c92 mode_lib->vba.WritebackHTaps[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1886 || mode_lib->vba.WritebackHTaps[k] > mode_lib->vba.WritebackMaxHSCLTaps in dml32_ModeSupportAndSystemConfigurationFull()
1888 || mode_lib->vba.WritebackHRatio[k] > mode_lib->vba.WritebackHTaps[k] in dml32_ModeSupportAndSystemConfigurationFull()
1890 || (mode_lib->vba.WritebackHTaps[k] > 2.0 in dml32_ModeSupportAndSystemConfigurationFull()
1891 && ((mode_lib->vba.WritebackHTaps[k] % 2) == 1))) { in dml32_ModeSupportAndSystemConfigurationFull()
2237 mode_lib->vba.WritebackHTaps[k], in dml32_ModeSupportAndSystemConfigurationFull()
Ddisplay_mode_vba_util_32.c4649 unsigned int WritebackHTaps, in dml32_CalculateWriteBackDISPCLK() argument
4659 DISPCLK_H = PixelClock * dml_ceil(WritebackHTaps / 8.0, 1) / WritebackHRatio; in dml32_CalculateWriteBackDISPCLK()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_mode_vba.h1070 unsigned int WritebackHTaps[DC__NUM_DPP__MAX]; member
Ddisplay_mode_vba.c675 mode_lib->vba.WritebackHTaps[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddisplay_mode_core_structs.h590 dml_uint_t WritebackHTaps[__DML_NUM_PLANES__]; member
Ddisplay_mode_core.c61 dml_uint_t WritebackHTaps,
1805 dml_uint_t WritebackHTaps, in CalculateWriteBackDISPCLK() argument
1815 DISPCLK_H = PixelClock * dml_ceil(WritebackHTaps / 8.0, 1) / WritebackHRatio; in CalculateWriteBackDISPCLK()
6872 …|| mode_lib->ms.cache_display_cfg.writeback.WritebackHTaps[k] > (dml_uint_t) mode_lib->ms.ip.write… in dml_core_mode_support()
6874 …teback.WritebackHRatio[k] > (dml_uint_t) mode_lib->ms.cache_display_cfg.writeback.WritebackHTaps[k] in dml_core_mode_support()
6876 …b->ms.cache_display_cfg.writeback.WritebackHTaps[k] > 2.0 && ((mode_lib->ms.cache_display_cfg.writ… in dml_core_mode_support()
7207 mode_lib->ms.cache_display_cfg.writeback.WritebackHTaps[k], in dml_core_mode_support()
8347 mode_lib->ms.cache_display_cfg.writeback.WritebackHTaps[k], in dml_core_mode_programming()
Ddml2_translation_helper.c1222 out->WritebackHTaps[location] = wb_info->dwb_params.scaler_taps.h_taps > 0 ? in populate_dml_writeback_cfg_from_stream_state()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
Ddml2_core_shared.c421 unsigned int WritebackHTaps,
6904 unsigned int WritebackHTaps, in CalculateWriteBackDISPCLK() argument
6913 DISPCLK_H = PixelClock * math_ceil2((double)WritebackHTaps / 8.0, 1) / WritebackHRatio; in CalculateWriteBackDISPCLK()
Ddml2_core_dcn4_calcs.c4404 unsigned int WritebackHTaps, in CalculateWriteBackDISPCLK() argument
4413 DISPCLK_H = PixelClock * math_ceil2((double)WritebackHTaps / 8.0, 1) / WritebackHRatio; in CalculateWriteBackDISPCLK()