/linux-6.12.1/Documentation/devicetree/bindings/watchdog/ |
D | omap-wdt.txt | 1 TI Watchdog Timer (WDT) Controller for OMAP 5 - ti,hwmods : Name of the hwmod associated to the WDT
|
D | microchip,pic32-wdt.txt | 4 WDT is not cleared periodically in software.
|
D | mpc8xxx-wdt.txt | 22 WDT: watchdog@0 {
|
/linux-6.12.1/arch/sh/kernel/cpu/sh3/ |
D | setup-sh7710.c | 28 RTC, WDT, REF, enumerator 53 INTC_VECT(WDT, 0x560), 59 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
D | setup-sh7705.c | 31 RTC, WDT, REF_RCMI, enumerator 51 INTC_VECT(WDT, 0x560), 57 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, 0, 0 } },
|
D | setup-sh770x.c | 32 RTC, WDT, REF, enumerator 42 INTC_VECT(WDT, 0x560), 69 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, SCI, 0 } },
|
D | setup-sh7720.c | 224 WDT, REF_RCMI, SIM, enumerator 243 INTC_VECT(WDT, 0x560), INTC_VECT(REF_RCMI, 0x580), 268 { 0xA414FEE4UL, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, SIM, 0 } },
|
/linux-6.12.1/arch/sh/kernel/cpu/sh2/ |
D | setup-sh7619.c | 22 WDT, EDMAC, CMT0, CMT1, enumerator 34 INTC_IRQ(WDT, 84), INTC_IRQ(EDMAC, 85), 51 { 0xf8080000, 0, 16, 4, /* IPRC */ { WDT, EDMAC, CMT0, CMT1 } },
|
/linux-6.12.1/Documentation/watchdog/ |
D | watchdog-parameters.rst | 29 Acquire WDT 'stop' io port (default 0x43) 31 Acquire WDT 'start' io port (default 0x443) 40 Advantech WDT 'stop' io port (default 0x443) 42 Advantech WDT 'start' io port (default 0x443) 179 Eurotech WDT io port (default=0x3f0) 181 Eurotech WDT irq (default=10) 183 Eurotech WDT event type (default is `int`) 391 pc87413 WDT I/O port (default: io). 484 SBC60xx WDT 'stop' io port (default 0x45) 486 SBC60xx WDT 'start' io port (default 0x443) [all …]
|
D | wdt.rst | 2 WDT Watchdog Timer Interfaces For The Linux Operating System 57 The external event interfaces on the WDT boards are not currently supported.
|
D | pcwd-watchdog.rst | 13 the WDT card does, only it doesn't require an IRQ to run. Furthermore,
|
/linux-6.12.1/arch/sh/kernel/cpu/sh4/ |
D | setup-sh7750.c | 185 TMU3, TMU4, TMU0, TMU1, TMU2, RTC, SCI1, SCIF, WDT, REF, enumerator 201 INTC_VECT(WDT, 0x560), 207 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, SCI1, 0 } },
|
D | setup-sh7760.c | 37 WDT, REF, enumerator 74 INTC_VECT(WDT, 0x560), 105 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
/linux-6.12.1/arch/sh/kernel/cpu/sh4a/ |
D | setup-sh7780.c | 304 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 317 INTC_VECT(WDT, 0x560), 360 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } }, 367 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
D | setup-sh7763.c | 240 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 256 INTC_VECT(WDT, 0x560), INTC_VECT(TMU0, 0x580), 306 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } }, 318 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
D | setup-sh7785.c | 377 WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 393 INTC_VECT(WDT, 0x560), 455 PCIINTA, PCISERR, HAC1, HAC0, DMAC1, DMAC0, HUDI, WDT, 467 { 0xffd4000c, 0, 32, 8, /* INT2PRI3 */ { SCIF4, SCIF5, WDT, } },
|
D | setup-sh7786.c | 460 WDT, enumerator 492 INTC_VECT(WDT, 0x3e0), 572 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, WDT }, 604 { 0xfe410800, 0, 32, 8, /* INT2PRI0 */ { 0, 0, 0, WDT } },
|
/linux-6.12.1/arch/sh/kernel/cpu/sh2a/ |
D | setup-sh7206.c | 30 CMT0, CMT1, BSC, WDT, enumerator 61 INTC_IRQ(BSC, 148), INTC_IRQ(WDT, 152), 112 { 0xfffe0c04, 0, 16, 4, /* IPR08 */ { CMT0, CMT1, BSC, WDT } },
|
D | setup-sh7201.c | 28 RTC, WDT, enumerator 91 INTC_IRQ(WDT, 156), 159 { 0xfffe9806, 0, 16, 4, /* IPR09 */ { RTC, WDT, IIC30, 0 } },
|
D | setup-sh7203.c | 22 USB, LCDC, CMT0, CMT1, BSC, WDT, enumerator 63 INTC_IRQ(BSC, 144), INTC_IRQ(WDT, 145), 144 { 0xfffe0c06, 0, 16, 4, /* IPR09 */ { BSC, WDT, MTU0_ABCD, MTU0_VEF } },
|
D | setup-sh7264.c | 25 USB, VDC3, CMT0, CMT1, BSC, WDT, enumerator 81 INTC_IRQ(BSC, 177), INTC_IRQ(WDT, 178), 201 { 0xfffe0c0a, 0, 16, 4, /* IPR11 */ { BSC, WDT, MTU0_ABCD, MTU0_VEF } },
|
D | setup-sh7269.c | 26 USB, VDC4, CMT0, CMT1, BSC, WDT, enumerator 90 INTC_IRQ(BSC, 190), INTC_IRQ(WDT, 191), 219 { 0xfffe0c0c, 0, 16, 4, /* IPR12 */ { CMT0, CMT1, BSC, WDT } },
|
/linux-6.12.1/Documentation/devicetree/bindings/power/reset/ |
D | keystone-reset.txt | 29 - ti,wdt-list: WDT list that can cause SoC reset. It's not related 30 to WDT driver, it's just needed to enable a SoC related
|
/linux-6.12.1/include/dt-bindings/clock/ |
D | xlnx-versal-clk.h | 47 #define WDT 38 macro
|
D | xlnx-zynqmp-clk.h | 87 #define WDT 75 macro
|