Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_CTRL__SDB_MODE_MASK (Results 1 – 22 of 22) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h259 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Duvd_5_0_sh_mask.h793 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK 0x10 macro
Duvd_6_0_sh_mask.h787 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK 0x10 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h551 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_2_5_sh_mask.h2184 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_2_0_0_sh_mask.h3310 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_2_6_0_sh_mask.h3855 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_3_0_0_sh_mask.h2941 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_5_0_0_sh_mask.h2402 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_4_0_5_sh_mask.h2901 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_4_0_0_sh_mask.h2869 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
Dvcn_4_0_3_sh_mask.h2869 #define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Duvd_v5_0.c721 UVD_SUVD_CGC_CTRL__SDB_MODE_MASK); in uvd_v5_0_set_sw_clock_gating()
Dvcn_v4_0_5.c739 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_5_disable_clock_gating()
855 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_5_enable_clock_gating()
Dvcn_v4_0_3.c643 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_3_disable_clock_gating()
745 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_3_enable_clock_gating()
Dvcn_v1_0.c602 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v1_0_disable_clock_gating()
674 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v1_0_enable_clock_gating()
Dvcn_v2_0.c630 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v2_0_disable_clock_gating()
739 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v2_0_enable_clock_gating()
Dvcn_v4_0.c803 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_disable_clock_gating()
919 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v4_0_enable_clock_gating()
Dvcn_v2_5.c720 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v2_5_disable_clock_gating()
830 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v2_5_enable_clock_gating()
Dvcn_v3_0.c853 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v3_0_disable_clock_gating()
969 | UVD_SUVD_CGC_CTRL__SDB_MODE_MASK in vcn_v3_0_enable_clock_gating()
Duvd_v6_0.c1379 UVD_SUVD_CGC_CTRL__SDB_MODE_MASK); in uvd_v6_0_set_sw_clock_gating()
Duvd_v7_0.c1661 UVD_SUVD_CGC_CTRL__SDB_MODE_MASK);