Home
last modified time | relevance | path

Searched refs:UMC_BASE__INST5_SEG0 (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h806 #define UMC_BASE__INST5_SEG0 0 macro
Dvega20_ip_offset.h873 #define UMC_BASE__INST5_SEG0 0 macro
Dnavi14_ip_offset.h1021 #define UMC_BASE__INST5_SEG0 0 macro
Dnavi12_ip_offset.h1021 #define UMC_BASE__INST5_SEG0 0 macro
Ddimgrey_cavefish_ip_offset.h984 #define UMC_BASE__INST5_SEG0 0 macro
Dsienna_cichlid_ip_offset.h1070 #define UMC_BASE__INST5_SEG0 0x00154000 macro
Dbeige_goby_ip_offset.h1209 #define UMC_BASE__INST5_SEG0 0 macro
Drenoir_ip_offset.h1271 #define UMC_BASE__INST5_SEG0 0 macro
Dvangogh_ip_offset.h1381 #define UMC_BASE__INST5_SEG0 0 macro
Dyellow_carp_offset.h1302 #define UMC_BASE__INST5_SEG0 0 macro
Darct_ip_offset.h1458 #define UMC_BASE__INST5_SEG0 0x00013360 macro
Daldebaran_ip_offset.h1430 #define UMC_BASE__INST5_SEG0 0 macro