Home
last modified time | relevance | path

Searched refs:UMC_BASE__INST3_SEG1 (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h793 #define UMC_BASE__INST3_SEG1 0 macro
Dvega20_ip_offset.h860 #define UMC_BASE__INST3_SEG1 0 macro
Dnavi14_ip_offset.h1010 #define UMC_BASE__INST3_SEG1 0x02426400 macro
Dnavi12_ip_offset.h1010 #define UMC_BASE__INST3_SEG1 0x02426400 macro
Ddimgrey_cavefish_ip_offset.h971 #define UMC_BASE__INST3_SEG1 0x02426400 macro
Dsienna_cichlid_ip_offset.h1059 #define UMC_BASE__INST3_SEG1 0x02426400 macro
Dbeige_goby_ip_offset.h1196 #define UMC_BASE__INST3_SEG1 0 macro
Drenoir_ip_offset.h1260 #define UMC_BASE__INST3_SEG1 0 macro
Dvega10_ip_offset.h1102 #define UMC_BASE__INST3_SEG1 0 macro
Dvangogh_ip_offset.h1368 #define UMC_BASE__INST3_SEG1 0x02426400 macro
Dyellow_carp_offset.h1289 #define UMC_BASE__INST3_SEG1 0 macro
Darct_ip_offset.h1445 #define UMC_BASE__INST3_SEG1 0x000D4000 macro
Daldebaran_ip_offset.h1417 #define UMC_BASE__INST3_SEG1 0x001D4000 macro