Home
last modified time | relevance | path

Searched refs:UMC_BASE__INST3_SEG0 (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h792 #define UMC_BASE__INST3_SEG0 0 macro
Dvega20_ip_offset.h859 #define UMC_BASE__INST3_SEG0 0 macro
Dnavi14_ip_offset.h1009 #define UMC_BASE__INST3_SEG0 0x000D4000 macro
Dnavi12_ip_offset.h1009 #define UMC_BASE__INST3_SEG0 0x000D4000 macro
Ddimgrey_cavefish_ip_offset.h970 #define UMC_BASE__INST3_SEG0 0x000D4000 macro
Dsienna_cichlid_ip_offset.h1058 #define UMC_BASE__INST3_SEG0 0x000D4000 macro
Dbeige_goby_ip_offset.h1195 #define UMC_BASE__INST3_SEG0 0 macro
Drenoir_ip_offset.h1259 #define UMC_BASE__INST3_SEG0 0 macro
Dvega10_ip_offset.h1101 #define UMC_BASE__INST3_SEG0 0 macro
Dvangogh_ip_offset.h1367 #define UMC_BASE__INST3_SEG0 0x000D4000 macro
Dyellow_carp_offset.h1288 #define UMC_BASE__INST3_SEG0 0 macro
Darct_ip_offset.h1444 #define UMC_BASE__INST3_SEG0 0x00013320 macro
Daldebaran_ip_offset.h1416 #define UMC_BASE__INST3_SEG0 0x00194000 macro