Home
last modified time | relevance | path

Searched refs:UMC_BASE__INST1_SEG0 (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h778 #define UMC_BASE__INST1_SEG0 0 macro
Dvega20_ip_offset.h845 #define UMC_BASE__INST1_SEG0 0 macro
Dnavi14_ip_offset.h997 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Dnavi12_ip_offset.h997 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Ddimgrey_cavefish_ip_offset.h956 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Dsienna_cichlid_ip_offset.h1046 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Dbeige_goby_ip_offset.h1181 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Drenoir_ip_offset.h1247 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Dvega10_ip_offset.h1089 #define UMC_BASE__INST1_SEG0 0 macro
Dvangogh_ip_offset.h1353 #define UMC_BASE__INST1_SEG0 0x00054000 macro
Dyellow_carp_offset.h1274 #define UMC_BASE__INST1_SEG0 0x00094000 macro
Darct_ip_offset.h1430 #define UMC_BASE__INST1_SEG0 0x000132E0 macro
Daldebaran_ip_offset.h1402 #define UMC_BASE__INST1_SEG0 0x00094000 macro