Home
last modified time | relevance | path

Searched refs:TSB (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/arch/sparc/include/asm/
Dtsb.h77 #define TSB_LOAD_QUAD(TSB, REG) \ argument
78 661: ldda [TSB] ASI_NUCLEUS_QUAD_LDD, REG; \
81 ldda [TSB] ASI_QUAD_LDD_PHYS, REG; \
82 ldda [TSB] ASI_QUAD_LDD_PHYS_4V, REG; \
85 #define TSB_LOAD_TAG_HIGH(TSB, REG) \ argument
86 661: lduwa [TSB] ASI_N, REG; \
89 lduwa [TSB] ASI_PHYS_USE_EC, REG; \
92 #define TSB_LOAD_TAG(TSB, REG) \ argument
93 661: ldxa [TSB] ASI_N, REG; \
96 ldxa [TSB] ASI_PHYS_USE_EC, REG; \
[all …]
/linux-6.12.1/arch/sparc/kernel/
Ddtlb_miss.S3 ldxa [%g0] ASI_DMMU_TSB_8KB_PTR, %g1 ! Get TSB 8K pointer
9 TSB_LOAD_QUAD(%g1, %g4) ! Load TSB entry
Ditlb_miss.S3 ldxa [%g0] ASI_IMMU_TSB_8KB_PTR, %g1 ! Get TSB 8K pointer
9 TSB_LOAD_QUAD(%g1, %g4) ! Load TSB entry
/linux-6.12.1/arch/arm64/
DKconfig880 bool "Cortex-A710: 2054223: workaround TSB instruction failing to flush trace"
886 Affected cores may fail to flush the trace data on a TSB instruction, when
890 Workaround is to issue two TSB consecutively on affected cores.
895 bool "Neoverse-N2: 2067961: workaround TSB instruction failing to flush trace"
901 Affected cores may fail to flush the trace data on a TSB instruction, when
905 Workaround is to issue two TSB consecutively on affected cores.
976 Work around this in the driver by executing TSB CSYNC and DSB after collection
/linux-6.12.1/Documentation/arch/sparc/oradax/
Ddax-hv-api.txt237 …dresses used in the CCB must have translation entries present in either the TLB or a configured TSB
1121 must be present in either the TLB or an active TSB to be processed. The translation context for vir…
1231 or TSB contents. The submission may be retried after adding the required