Searched refs:TEGRA194_CLK_PLLP_OUT0 (Results 1 – 2 of 2) sorted by relevance
108 #define TEGRA194_CLK_PLLP_OUT0 102 macro
234 assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLP_OUT0>;