Searched refs:SYMCLKB_CLOCK_ENABLE (Results 1 – 6 of 6) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn35/ |
D | dcn35_dccg.h | 42 SR(SYMCLKB_CLOCK_ENABLE),\ 161 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_CLOCK_ENABLE, mask_sh),\ 166 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_EN, mask_sh),\ 171 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_SRC_SEL, mask_sh),\ 176 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_SRC_SEL, mask_sh),\
|
D | dcn35_dccg.c | 751 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg35_set_symclk_be_src_new() 752 SYMCLKB_CLOCK_ENABLE, (src == SYMCLK_BE_REFCLK) ? 0 : 1, in dccg35_set_symclk_be_src_new() 788 REG_GET_2(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_SRC_SEL, &src_sel, SYMCLKB_FE_EN, &en); in dccg35_is_symclk_fe_src_functional_be() 818 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg35_set_symclk_fe_src_new() 1866 REG_UPDATE(SYMCLKB_CLOCK_ENABLE, in dccg35_enable_symclk_se() 1867 SYMCLKB_CLOCK_ENABLE, 1); in dccg35_enable_symclk_se() 1900 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg35_enable_symclk_se() 1940 REG_GET_2(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_EN, &fe_clk_en[1], in dccg35_get_number_enabled_symclk_fe_connected_to_be() 1975 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg35_disable_symclk_se() 2017 REG_UPDATE(SYMCLKB_CLOCK_ENABLE, in dccg35_disable_symclk_se() [all …]
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn401/ |
D | dcn401_dccg.c | 816 REG_UPDATE(SYMCLKB_CLOCK_ENABLE, in dccg401_enable_symclk_se() 817 SYMCLKB_CLOCK_ENABLE, 1); in dccg401_enable_symclk_se() 844 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg401_enable_symclk_se() 878 REG_GET_2(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_EN, &fe_clk_en[1], in dccg401_get_number_enabled_symclk_fe_connected_to_be() 907 REG_UPDATE_2(SYMCLKB_CLOCK_ENABLE, in dccg401_disable_symclk_se() 934 REG_UPDATE(SYMCLKB_CLOCK_ENABLE, in dccg401_disable_symclk_se() 935 SYMCLKB_CLOCK_ENABLE, 0); in dccg401_disable_symclk_se()
|
D | dcn401_dccg.h | 181 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_CLOCK_ENABLE, mask_sh),\ 185 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_EN, mask_sh),\ 189 DCCG_SF(SYMCLKB_CLOCK_ENABLE, SYMCLKB_FE_SRC_SEL, mask_sh),\
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn20/ |
D | dcn20_dccg.h | 276 type SYMCLKB_CLOCK_ENABLE;\ 423 uint32_t SYMCLKB_CLOCK_ENABLE; member
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn401/ |
D | dcn401_resource.h | 645 SR(SYMCLKB_CLOCK_ENABLE),\
|