/linux-6.12.1/drivers/gpu/drm/etnaviv/ |
D | etnaviv_cmd_parser.c | 26 #define ST(start, num) { (start) >> 2, (num) } macro 28 ST(0x1200, 1), 29 ST(0x1228, 1), 30 ST(0x1238, 1), 31 ST(0x1284, 1), 32 ST(0x128c, 1), 33 ST(0x1304, 1), 34 ST(0x1310, 1), 35 ST(0x1318, 1), 36 ST(0x12800, 4), [all …]
|
/linux-6.12.1/tools/testing/selftests/powerpc/nx-gzip/include/ |
D | nxu.h | 428 #define getnn(ST, REG) ((be32toh(ST.REG) >> (31-REG##_offset)) \ argument 430 #define getpnn(ST, REG) ((be32toh((ST)->REG) >> (31-REG##_offset)) \ argument 432 #define get32(ST, REG) (be32toh(ST.REG)) argument 433 #define getp32(ST, REG) (be32toh((ST)->REG)) argument 434 #define get64(ST, REG) (be64toh(ST.REG)) argument 435 #define getp64(ST, REG) (be64toh((ST)->REG)) argument 437 #define unget32(ST, REG) (get32(ST, REG) & ~((REG##_mask) \ argument 441 #define ungetp32(ST, REG) (getp32(ST, REG) & ~((REG##_mask) \ argument 445 #define clear_regs(ST) memset((void *)(&(ST)), 0, sizeof(ST)) argument 446 #define clear_dde(ST) do { ST.dde_count = ST.ddebc = 0; ST.ddead = 0; \ argument [all …]
|
/linux-6.12.1/arch/x86/include/asm/ |
D | xor_32.h | 15 #define ST(x, y) " movq %%mm"#y", 8*("#x")(%1) ;\n" macro 39 ST(i, 0) \ in xor_pII_mmx_2() 41 ST(i+1, 1) \ in xor_pII_mmx_2() 43 ST(i + 2, 2) \ in xor_pII_mmx_2() 45 ST(i + 3, 3) in xor_pII_mmx_2() 88 ST(i, 0) \ in xor_pII_mmx_3() 90 ST(i + 1, 1) \ in xor_pII_mmx_3() 92 ST(i + 2, 2) \ in xor_pII_mmx_3() 94 ST(i + 3, 3) in xor_pII_mmx_3() 143 ST(i, 0) \ in xor_pII_mmx_4() [all …]
|
D | xor.h | 41 #define ST(x, y) " movaps %%xmm"#y", "OFFS(x)"(%[p1]) ;\n" macro 82 ST(i, 0) \ in xor_sse_2() 83 ST(i + 1, 1) \ in xor_sse_2() 84 ST(i + 2, 2) \ in xor_sse_2() 85 ST(i + 3, 3) \ in xor_sse_2() 124 BLK64(NOP, ST, i) \ in xor_sse_2_pf64() 176 ST(i, 0) \ in xor_sse_3() 177 ST(i + 1, 1) \ in xor_sse_3() 178 ST(i + 2, 2) \ in xor_sse_3() 179 ST(i + 3, 3) \ in xor_sse_3() [all …]
|
/linux-6.12.1/arch/loongarch/lib/ |
D | xor_simd.c | 21 #define ST(reg, base, offset) \ macro 42 ST(0, base, 0) \ 43 ST(1, base, 16) \ 44 ST(2, base, 32) \ 45 ST(3, base, 48) 51 #undef ST 64 #define ST(reg, base, offset) \ macro 79 ST(0, base, 0) \ 80 ST(1, base, 32) 86 #undef ST
|
/linux-6.12.1/arch/arm/mach-spear/ |
D | Kconfig | 7 bool "ST SPEAr Family" 16 bool "ST SPEAr13xx" 34 Supports ST SPEAr1310 machine configured via the device-tree 41 Supports ST SPEAr1340 machine configured via the device-tree 46 bool "ST SPEAr3xx" 60 Supports ST SPEAr300 machine configured via the device-tree 66 Supports ST SPEAr310 machine configured via the device-tree 72 Supports ST SPEAr320 machine configured via the device-tree 77 bool "ST SPEAr6XX"
|
/linux-6.12.1/drivers/pinctrl/spear/ |
D | Kconfig | 3 # ST Microelectronics SPEAr PINCTRL drivers 21 bool "ST Microelectronics SPEAr300 SoC pin controller driver" 26 bool "ST Microelectronics SPEAr310 SoC pin controller driver" 32 bool "ST Microelectronics SPEAr320 SoC pin controller driver" 38 bool "ST Microelectronics SPEAr1310 SoC pin controller driver" 44 bool "ST Microelectronics SPEAr1340 SoC pin controller driver" 54 Say yes here to support PLGPIO controller on ST Microelectronics SPEAr
|
/linux-6.12.1/arch/sparc/lib/ |
D | copy_user.S | 59 #define ST(insn, dst, offset, reg, label) \ macro 73 ST(st, dst, offset + 0x00, t0, bigchunk_fault) \ 74 ST(st, dst, offset + 0x04, t1, bigchunk_fault) \ 75 ST(st, dst, offset + 0x08, t2, bigchunk_fault) \ 76 ST(st, dst, offset + 0x0c, t3, bigchunk_fault) \ 77 ST(st, dst, offset + 0x10, t4, bigchunk_fault) \ 78 ST(st, dst, offset + 0x14, t5, bigchunk_fault) \ 79 ST(st, dst, offset + 0x18, t6, bigchunk_fault) \ 80 ST(st, dst, offset + 0x1c, t7, bigchunk_fault) 88 ST(std, dst, offset + 0x00, t0, bigchunk_fault) \ [all …]
|
/linux-6.12.1/arch/powerpc/kernel/ |
D | align.c | 39 #define ST 1 /* store */ macro 65 { 8, ST+E8 }, /* 1 00 00: evstdd[x] */ 66 { 8, ST+E4 }, /* 1 00 01: evstdw[x] */ 67 { 8, ST }, /* 1 00 10: evstdh[x] */ 73 { 4, ST }, /* 1 10 00: evstwhe[x] */ 75 { 4, ST }, /* 1 10 10: evstwho[x] */ 77 { 4, ST+E4 }, /* 1 11 00: evstwwe[x] */ 79 { 4, ST+E4 }, /* 1 11 10: evstwwo[x] */ 138 if (flags & ST) { in emulate_spe() 252 if (flags & ST) { in emulate_spe()
|
/linux-6.12.1/Documentation/devicetree/bindings/pwm/ |
D | st,stmpe-pwm.txt | 1 == ST STMPE PWM controller == 3 This is a PWM block embedded in the ST Microelectronics STMPE 4 (ST Multi-Purpose Expander) chips. The PWM is registered as a
|
/linux-6.12.1/arch/arm/boot/dts/st/ |
D | ste-hrefv60plus-stuib.dts | 3 * Copyright 2012 ST-Ericsson AB 5 * Device Tree for the HREF version 60 or later with the ST UIB 15 model = "ST-Ericsson HREF (v60+) and ST UIB";
|
D | ste-hrefprev60-stuib.dts | 3 * Copyright 2012 ST-Ericsson AB 13 model = "ST-Ericsson HREF (pre-v60) and ST UIB";
|
/linux-6.12.1/arch/arm/mach-nomadik/ |
D | Kconfig | 3 bool "ST-Ericsson Nomadik" 17 Support for the Nomadik platform by ST-Ericsson 22 bool "ST 8815 Nomadik Hardware Kit (evaluation board)"
|
/linux-6.12.1/fs/nfsd/ |
D | nfs3proc.c | 837 #define ST 1 /* status*/ macro 852 .pc_xdrressize = ST, 864 .pc_xdrressize = ST+AT, 876 .pc_xdrressize = ST+WC, 888 .pc_xdrressize = ST+FH+pAT+pAT, 900 .pc_xdrressize = ST+pAT+1, 912 .pc_xdrressize = ST+pAT+1+NFS3_MAXPATHLEN/4, 924 .pc_xdrressize = ST+pAT+4+NFSSVC_MAXBLKSIZE/4, 936 .pc_xdrressize = ST+WC+4, 948 .pc_xdrressize = ST+(1+FH+pAT)+WC, [all …]
|
D | nfsproc.c | 659 #define ST 1 /* status */ macro 684 .pc_xdrressize = ST+AT, 696 .pc_xdrressize = ST+AT, 719 .pc_xdrressize = ST+FH+AT, 730 .pc_xdrressize = ST+1+NFS_MAXPATHLEN/4, 742 .pc_xdrressize = ST+AT+1+NFSSVC_MAXBLKSIZE_V2/4, 765 .pc_xdrressize = ST+AT, 777 .pc_xdrressize = ST+FH+AT, 788 .pc_xdrressize = ST, 799 .pc_xdrressize = ST, [all …]
|
D | nfs2acl.c | 311 #define ST 1 /* status*/ macro 325 .pc_xdrressize = ST, 337 .pc_xdrressize = ST+1+2*(1+ACL), 349 .pc_xdrressize = ST+AT, 361 .pc_xdrressize = ST+AT, 373 .pc_xdrressize = ST+AT+1,
|
/linux-6.12.1/drivers/phy/st/ |
D | Kconfig | 14 tristate "ST SPEAR1310-MIPHY driver" 18 Support for ST SPEAr1310 MIPHY which can be used for PCIe and SATA. 21 tristate "ST SPEAR1340-MIPHY driver" 25 Support for ST SPEAr1340 MIPHY which can be used for PCIe and SATA.
|
/linux-6.12.1/tools/perf/scripts/perl/Perf-Trace-Util/ |
D | Context.c | 42 struct scripting_context * context = INT2PTR(struct scripting_context *,SvIV(ST(0))); in XS() 65 struct scripting_context * context = INT2PTR(struct scripting_context *,SvIV(ST(0))); in XS() 88 struct scripting_context * context = INT2PTR(struct scripting_context *,SvIV(ST(0))); in XS()
|
/linux-6.12.1/Documentation/admin-guide/media/ |
D | frontend-cardlist.rst | 54 stv0297 ST STV0297 based 76 stb6000 ST STB6000 silicon tuner 77 stv0288 ST STV0288 based 78 stv0299 ST STV0299 based 79 stv0900 ST STV0900 based 80 stv6110 ST STV6110 silicon tuner 124 stv0367 ST STV0367 based
|
/linux-6.12.1/Documentation/gpu/ |
D | mcde.rst | 4 drm/mcde ST-Ericsson MCDE Multi-channel display engine 8 :doc: ST-Ericsson MCDE Driver
|
/linux-6.12.1/Documentation/devicetree/bindings/arm/ux500/ |
D | boards.txt | 1 ST-Ericsson Ux500 boards 39 model = "ST-Ericsson HREF (pre-v60) and ST UIB";
|
/linux-6.12.1/drivers/gpu/drm/mcde/ |
D | Kconfig | 2 tristate "DRM Support for ST-Ericsson MCDE (Multichannel Display Engine)" 15 Choose this option for DRM support for the ST-Ericsson MCDE
|
/linux-6.12.1/Documentation/devicetree/bindings/cpufreq/ |
D | cpufreq-st.txt | 1 Binding for ST's CPUFreq driver 4 ST's CPUFreq driver attempts to read 'process' and 'version' attributes 34 This requires the ST CPUFreq driver to supply 'process' and 'version' info.
|
/linux-6.12.1/drivers/nfc/st95hf/ |
D | Kconfig | 6 This enables the ST NFC driver for ST95HF NFC transceiver. 10 Say Y here to compile support for ST NFC transceiver ST95HF
|
/linux-6.12.1/Documentation/devicetree/bindings/phy/ |
D | st-spear-miphy.txt | 1 ST SPEAr miphy DT details 4 ST Microelectronics SPEAr miphy is a phy controller supporting PCIe and SATA.
|