Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_27__DUP_MASK (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h7924 #define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x00040000L macro
Dgfx_7_2_sh_mask.h8603 #define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x40000 macro
Dgfx_8_1_sh_mask.h10553 #define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x40000 macro
Dgfx_8_0_sh_mask.h10155 #define SPI_PS_INPUT_CNTL_27__DUP_MASK 0x40000 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h16180 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_9_1_sh_mask.h17485 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_9_4_3_sh_mask.h19659 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_9_2_1_sh_mask.h17360 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_9_4_2_sh_mask.h9609 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_11_5_0_sh_mask.h17323 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_11_0_0_sh_mask.h21354 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_12_0_0_sh_mask.h29715 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_11_0_3_sh_mask.h23684 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_10_1_0_sh_mask.h23681 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro
Dgc_10_3_0_sh_mask.h21845 #define SPI_PS_INPUT_CNTL_27__DUP_MASK macro