Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h7806 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x0001e000L macro
Dgfx_7_2_sh_mask.h8499 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_1_sh_mask.h10331 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x1e000 macro
Dgfx_8_0_sh_mask.h9933 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x1e000 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h15950 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_9_1_sh_mask.h17255 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_9_4_3_sh_mask.h19429 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_9_2_1_sh_mask.h17130 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_9_4_2_sh_mask.h9379 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_10_1_0_sh_mask.h23451 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro
Dgc_10_3_0_sh_mask.h21593 #define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK … macro