Home
last modified time | relevance | path

Searched refs:SDMA1_QUEUE1_MIDCMD_DATA3__DATA3__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_sh_mask.h3869 #define SDMA1_QUEUE1_MIDCMD_DATA3__DATA3__SHIFT … macro
Dgc_12_0_0_sh_mask.h4200 #define SDMA1_QUEUE1_MIDCMD_DATA3__DATA3__SHIFT … macro
Dgc_11_0_3_sh_mask.h3983 #define SDMA1_QUEUE1_MIDCMD_DATA3__DATA3__SHIFT … macro