Home
last modified time | relevance | path

Searched refs:SDMA1_BASE__INST5_SEG0 (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dvega20_ip_offset.h747 #define SDMA1_BASE__INST5_SEG0 0 macro
Dsienna_cichlid_ip_offset.h944 #define SDMA1_BASE__INST5_SEG0 0 macro
Darct_ip_offset.h1000 #define SDMA1_BASE__INST5_SEG0 0 macro
Daldebaran_ip_offset.h1283 #define SDMA1_BASE__INST5_SEG0 0 macro