Home
last modified time | relevance | path

Searched refs:SDMA1_BASE__INST3_SEG0 (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dvega20_ip_offset.h733 #define SDMA1_BASE__INST3_SEG0 0 macro
Dsienna_cichlid_ip_offset.h932 #define SDMA1_BASE__INST3_SEG0 0 macro
Dvega10_ip_offset.h1041 #define SDMA1_BASE__INST3_SEG0 0 macro
Darct_ip_offset.h986 #define SDMA1_BASE__INST3_SEG0 0 macro
Daldebaran_ip_offset.h1269 #define SDMA1_BASE__INST3_SEG0 0x0001E800 macro