Home
last modified time | relevance | path

Searched refs:SDMA0_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_sh_mask.h1339 #define SDMA0_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT … macro
Dgc_11_0_0_sh_mask.h1331 #define SDMA0_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT … macro
Dgc_12_0_0_sh_mask.h1282 #define SDMA0_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT … macro
Dgc_11_0_3_sh_mask.h1382 #define SDMA0_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT … macro