Home
last modified time | relevance | path

Searched refs:SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h993 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dsdma0_4_0_sh_mask.h994 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT 0x0 macro
Dsdma0_4_2_sh_mask.h1014 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dsdma0_4_2_2_sh_mask.h1020 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h711 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_sh_mask.h755 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dgc_11_0_0_sh_mask.h744 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dgc_11_0_3_sh_mask.h764 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dgc_10_1_0_sh_mask.h740 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro
Dgc_10_3_0_sh_mask.h720 #define SDMA0_PHYSICAL_ADDR_HI__ADDR__SHIFT … macro