Home
last modified time | relevance | path

Searched refs:SDMA0_BASE__INST5_SEG1 (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dvega20_ip_offset.h706 #define SDMA0_BASE__INST5_SEG1 0 macro
Dsienna_cichlid_ip_offset.h903 #define SDMA0_BASE__INST5_SEG1 0 macro
Dbeige_goby_ip_offset.h1063 #define SDMA0_BASE__INST5_SEG1 0 macro
Drenoir_ip_offset.h1146 #define SDMA0_BASE__INST5_SEG1 0 macro
Dyellow_carp_offset.h1156 #define SDMA0_BASE__INST5_SEG1 0 macro
Darct_ip_offset.h952 #define SDMA0_BASE__INST5_SEG1 0 macro
Daldebaran_ip_offset.h1235 #define SDMA0_BASE__INST5_SEG1 0 macro