Home
last modified time | relevance | path

Searched refs:SDMA0_BASE__INST1_SEG0 (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/
Dvega20_ip_offset.h677 #define SDMA0_BASE__INST1_SEG0 0 macro
Dsienna_cichlid_ip_offset.h878 #define SDMA0_BASE__INST1_SEG0 0 macro
Dbeige_goby_ip_offset.h1034 #define SDMA0_BASE__INST1_SEG0 0 macro
Drenoir_ip_offset.h1121 #define SDMA0_BASE__INST1_SEG0 0 macro
Dvega10_ip_offset.h999 #define SDMA0_BASE__INST1_SEG0 0 macro
Dyellow_carp_offset.h1127 #define SDMA0_BASE__INST1_SEG0 0 macro
Darct_ip_offset.h923 #define SDMA0_BASE__INST1_SEG0 0 macro
Daldebaran_ip_offset.h1206 #define SDMA0_BASE__INST1_SEG0 0 macro