Home
last modified time | relevance | path

Searched refs:SCK (Results 1 – 23 of 23) sorted by relevance

/linux-6.12.1/arch/arm/mach-sa1100/
Dassabet.c117 #define SCK GPIO_GPIO(18) macro
122 GPSR = SCK; in adv7171_start()
131 GPSR = SCK; in adv7171_stop()
142 GPCR = SCK; in adv7171_send()
149 GPSR = SCK; in adv7171_send()
152 GPCR = SCK; in adv7171_send()
157 GPSR = SCK; in adv7171_send()
162 GPCR = SCK | SDA; in adv7171_send()
176 GPCR = SDA | SCK | MOD; /* clear L3 mode to ensure UDA1341 doesn't respond */ in adv7171_write()
177 GPDR = (GPDR | SCK | MOD) & ~SDA; in adv7171_write()
[all …]
/linux-6.12.1/Documentation/iio/
Dad7944.rst40 | SCK | | |
62 | SCK | | |
82 | | SCK | | SCK | | |
Dad4000.rst59 | SCK | | |
84 | SCK | | |
101 | SCK | | |
127 | SCK | | |
/linux-6.12.1/drivers/mfd/
Dmt6358-irq.c25 MT6357_TOP_GEN(SCK),
36 MT6358_TOP_GEN(SCK),
47 MT6359_TOP_GEN(SCK),
/linux-6.12.1/Documentation/spi/
Dbutterfly.rst34 SCK J403.PB1/SCK pin 2/D0
67 SCK J403.PE4/USCK pin 5/D3
Dspi-summary.rst14 The three signal wires hold a clock (SCK, often on the order of 10 MHz),
62 chips described as using "three wire" signaling: SCK, data, nCSx.
506 SPI bus (shared SCK, MOSI, MISO). Valid bus numbers start at zero. On
/linux-6.12.1/arch/arm/boot/dts/microchip/
Dlan966x-kontron-kswitch-d10-mmt.dtsi56 /* SCK, MISO, MOSI */
80 /* SCK, D0, D1 */
Dlan966x-pcb8291.dts74 /* SCK, D0, D1, LD */
Dlan966x-pcb8309.dts160 /* SCK, D0, D1, LD */
/linux-6.12.1/Documentation/devicetree/bindings/fpga/
Dlattice-ice40-fpga-mgr.txt10 FPGA will enter Master SPI mode and drive SCK with a
/linux-6.12.1/arch/arm64/boot/dts/amlogic/
Dmeson-gxl-s905x-khadas-vim.dts194 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
Dmeson-gxbb-nanopi-k2.dts271 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
Dmeson-gxbb-odroidc2.dts312 "I2C A SDA", "I2C A SCK", "I2C B SDA", "I2C B SCK",
/linux-6.12.1/Documentation/devicetree/bindings/leds/
Dleds-bcm6358.txt16 - brcm,clk-div : SCK signal divider. Possible values are 1, 2, 4 and 8.
/linux-6.12.1/arch/arm/boot/dts/st/
Dstm32mp135f-dhcor-dhsbc.dts277 &sai1 { /* Expansion connector: SCK-A:pin12 FS-A:pin35 SD-A:pin38 SD-B:pin40 */
303 &spi3 { /* Expansion connector: MOSI:pin19 MISO:pin21 SCK:pin22 nCS:pin24 */
Dste-nomadik-nhk15.dts208 * As we're dealing with 3wire SPI, we only define SCK
/linux-6.12.1/Documentation/driver-api/
Dspi.rst6 multiplexed shift register. Its three signal wires hold a clock (SCK,
/linux-6.12.1/arch/arm/boot/dts/allwinner/
Dsun7i-a20-bananapi.dts209 "PMU-SCK", "PMU-SDA", "", "", "", "", "", "",
Dsun6i-a31s-sinovoip-bpi-m2.dts325 "PMU-SCK", "PMU-SDA", "VBAT-EN", "", "IR-RX",
/linux-6.12.1/arch/arm/boot/dts/intel/pxa/
Dpxa300-raumfeld-common.dtsi331 MFP_PIN_PXA300(95) MFP_AF0 /* SCK */
/linux-6.12.1/Documentation/driver-api/gpio/
Dintro.rst111 delays the rising edge of SCK, and the I2C master adjusts its signaling rate
Ddrivers-on-gpio.rst59 of wires, at least SCK and optionally MISO, MOSI and chip select lines) using
/linux-6.12.1/drivers/spi/
DKconfig455 interface to manage MOSI, MISO, SCK, and chipselect signals. SPI