Home
last modified time | relevance | path

Searched refs:RING_HEAD (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/gt/
Dintel_ring_submission.c178 ENGINE_WRITE_FW(engine, RING_HEAD, ENGINE_READ_FW(engine, RING_TAIL)); in stop_ring()
179 ENGINE_POSTING_READ(engine, RING_HEAD); in stop_ring()
186 ENGINE_WRITE_FW(engine, RING_HEAD, 0); in stop_ring()
189 return (ENGINE_READ_FW(engine, RING_HEAD) & HEAD_ADDR) == 0; in stop_ring()
215 ENGINE_POSTING_READ(engine, RING_HEAD); in xcs_resume()
233 ENGINE_WRITE_FW(engine, RING_HEAD, ring->head); in xcs_resume()
268 ENGINE_READ(engine, RING_HEAD), ring->head, in xcs_resume()
336 ENGINE_READ_FW(engine, RING_HEAD), in reset_prepare()
345 ENGINE_READ_FW(engine, RING_HEAD), in reset_prepare()
Dintel_engine_regs.h14 #define RING_HEAD(base) _MMIO((base) + 0x34) macro
Dintel_engine_cs.c1678 ENGINE_READ_FW(engine, RING_HEAD) & HEAD_ADDR, in intel_engine_stop_cs()
1686 if ((ENGINE_READ_FW(engine, RING_HEAD) & HEAD_ADDR) != in intel_engine_stop_cs()
1853 if ((ENGINE_READ(engine, RING_HEAD) & HEAD_ADDR) != in ring_is_idle()
2095 ENGINE_READ(engine, RING_HEAD) & HEAD_ADDR); in intel_engine_print_registers()
Dintel_gt.c147 intel_uncore_write(uncore, RING_HEAD(base), 0); in init_unused_ring()
Dselftest_lrc.c314 i915_mmio_reg_offset(RING_HEAD(engine->mmio_base)), in live_lrc_fixed()
Dintel_execlists_submission.c1977 ENGINE_READ(engine, RING_HEAD) & HEAD_ADDR, in process_csb()
/linux-6.12.1/drivers/gpu/drm/xe/regs/
Dxe_engine_regs.h49 #define RING_HEAD(base) XE_REG((base) + 0x34) macro
/linux-6.12.1/drivers/gpu/drm/xe/
Dxe_hw_engine.c947 xe_hw_engine_mmio_read32(hwe, RING_HEAD(0)) & HEAD_ADDR; in xe_hw_engine_snapshot_capture()
/linux-6.12.1/drivers/gpu/drm/i915/gt/uc/
Dintel_guc_capture.c68 { RING_HEAD(0), 0, 0, "HEAD" }, \
/linux-6.12.1/drivers/gpu/drm/i915/gvt/
Dscheduler.c972 vgpu_vreg_t(vgpu, RING_HEAD(ring_base)) = head; in update_guest_context()
Dhandlers.c2223 MMIO_RING_DFH(RING_HEAD, D_ALL, 0, NULL, NULL); in init_generic_mmio_info()
/linux-6.12.1/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c85 MMIO_RING_D(RING_HEAD); in iterate_generic_mmio()
Di915_gpu_error.c1298 ee->head = ENGINE_READ(engine, RING_HEAD); in engine_record_registers()