Home
last modified time | relevance | path

Searched refs:REG_TX_IQK (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/net/wireless/realtek/rtl8xxxu/
D8192e.c770 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192eu_rx_iqk_path_a()
809 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8192eu_rx_iqk_path_a()
946 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192eu_rx_iqk_path_b()
988 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8192eu_rx_iqk_path_b()
1119 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192eu_phy_iqcalibrate()
1166 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192eu_phy_iqcalibrate()
D8192f.c837 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192fu_iqk_path_a()
918 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192fu_rx_iqk_path_a()
956 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8192fu_rx_iqk_path_a()
1062 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8192fu_iqk_path_b()
1186 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8192fu_rx_iqk_path_b()
D8188f.c943 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8188fu_rx_iqk_path_a()
985 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8188fu_rx_iqk_path_a()
1132 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8188fu_phy_iqcalibrate()
D8723b.c602 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8723bu_iqk_path_a()
712 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8723bu_rx_iqk_path_a()
793 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8723bu_rx_iqk_path_a()
D8710b.c1124 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8710bu_rx_iqk_path_a()
1165 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8710bu_rx_iqk_path_a()
1334 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8710bu_phy_iqcalibrate()
D8188e.c666 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8188eu_rx_iqk_path_a()
699 rtl8xxxu_write32(priv, REG_TX_IQK, val32); in rtl8188eu_rx_iqk_path_a()
837 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8188eu_phy_iqcalibrate()
Dregs.h1152 #define REG_TX_IQK 0x0e40 macro
Dcore.c3256 rtl8xxxu_write32(priv, REG_TX_IQK, 0x01007c00); in rtl8xxxu_phy_iqcalibrate()