Home
last modified time | relevance | path

Searched refs:REG_AGGR_BREAK_TIME (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192cu/
Dmac.c509 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in rtl92c_init_edca()
520 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in rtl92c_init_ampdu_aggregation()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192du/
Dhw.c472 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl92du_init_edca()
538 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl92du_init_ampdu_aggregation()
/linux-6.12.1/drivers/net/wireless/realtek/rtw88/
Dreg.h408 #define REG_AGGR_BREAK_TIME 0x051A macro
Drtw8723d.c127 rtw_write8(rtwdev, REG_AGGR_BREAK_TIME, WLAN_AGG_BRK_TIME); in rtw8723d_phy_set_param()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192d/
Dreg.h233 #define REG_AGGR_BREAK_TIME 0x051A macro
/linux-6.12.1/drivers/net/wireless/realtek/rtl8xxxu/
Dregs.h667 #define REG_AGGR_BREAK_TIME 0x051a macro
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
Dhw.c538 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl92de_hw_configure()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/
Dreg.h198 #define REG_AGGR_BREAK_TIME 0x051A macro
Dhw.c824 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl92ce_hw_configure()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dreg.h188 #define REG_AGGR_BREAK_TIME 0x051A macro
Dhw.c821 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl8723e_hw_configure()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
Dreg.h271 #define REG_AGGR_BREAK_TIME 0x051A macro
Dhw.c983 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16); in _rtl92ee_hw_configure()
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
Dreg.h219 #define REG_AGGR_BREAK_TIME 0x051A macro
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dreg.h238 #define REG_AGGR_BREAK_TIME 0x051A macro
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
Dreg.h232 #define REG_AGGR_BREAK_TIME 0x051A macro