Home
last modified time | relevance | path

Searched refs:Phase (Results 1 – 21 of 21) sorted by relevance

/linux-6.12.1/Documentation/ABI/testing/
Dsysfs-driver-zynqmp-fpga57 Phase 0 = 000
58 Phase 1 = 001
59 Phase 2 = 011
60 Phase 3 = 010
61 Phase 4 = 110
62 Phase 5 = 111
63 Phase 6 = 101
64 Phase 7 = 100
Dsysfs-bus-iio-isl2950129 Phase data has to be collected when temperature and
Dsysfs-bus-iio817 Phase in radians of one frequency/clock output Y
/linux-6.12.1/drivers/iio/frequency/
DKconfig6 # Phase-Locked Loop (PLL) frequency synthesizers
27 # Phase-Locked Loop (PLL) frequency synthesizers
30 menu "Phase-Locked Loop (PLL) frequency synthesizers"
/linux-6.12.1/Documentation/hwmon/
Dtps40422.rst20 This driver supports TI TPS40422 Dual-Output or Two-Phase Synchronous Buck
Dmp2888.rst25 - Programmable Multi-Phase up to 10 Phases.
/linux-6.12.1/drivers/hwmon/pmbus/
DKconfig326 MP2856 MP2857 Dual Loop Digital Multi-Phase Controller.
335 MP2888 Digital, Multi-Phase, Pulse-Width Modulation Controller.
344 MP2891 Dual Loop Digital Multi-Phase Controller.
353 MP2975 Dual Loop Digital Multi-Phase Controller.
362 MP2993 Dual Loop Digital Multi-Phase Controller.
372 Dual Loop Digital Multi-Phase Controller.
/linux-6.12.1/drivers/staging/iio/Documentation/
Dsysfs-bus-iio-dds38 allows for pin controlled PSK Phase Shift Keying
/linux-6.12.1/Documentation/driver-api/
Ddpll.rst10 PLL - Phase Locked Loop is an electronic circuit which syntonizes clock
14 DPLL - Digital Phase Locked Loop is an integrated circuit which in
176 Phase offset measurement and adjustment
212 Phase adjust (also min and max) values are integers, but measured phase
/linux-6.12.1/drivers/scsi/aic7xxx/
Daic79xx.reg1804 * SCSI Phase
2747 * 960MHz Phase-Locked Loop Control 0
2774 * 960MHz Phase-Locked Loop Control 1
2815 * 960-MHz Phase-Locked Loop Test Count
2825 * 400-MHz Phase-Locked Loop Control 0
2851 * 400-MHz Phase-Locked Loop Control 1
2873 * 400-MHz Phase-Locked Loop Test Count
/linux-6.12.1/Documentation/input/devices/
Diforce-protocol.rst172 04 Phase. Val 00 = 0 deg, Val 40 = 90 degs.
/linux-6.12.1/drivers/scsi/pcmcia/
Dsym53c500_cs.c201 enum Phase { enum
/linux-6.12.1/Documentation/sound/cards/
Dcmipci.rst180 IEC958 In Phase Inverse
/linux-6.12.1/drivers/zorro/
Dzorro.ids414 2140 Phase 5
/linux-6.12.1/sound/pci/
DKconfig648 TerraTec EWX 24/96, EWS 88MT/D, DMX 6Fire, Phase 88;
667 7.1 Space/Universe, Phase 22/28; Onkyo SE-90PCI, SE-200PCI;
/linux-6.12.1/Documentation/networking/dsa/
Dsja1105.rst161 # Phase-align the base time to the start of the next second.
/linux-6.12.1/drivers/regulator/
DKconfig1338 Buck converters including Dual-Phase Buck converter, Buck-Boost
1477 The TPS51632 is 3-2-1 Phase D-Cap+ Step Down Driverless Controller
/linux-6.12.1/Documentation/sound/
Dalsa-configuration.rst1189 * TerraTec Phase 88
1232 * TerraTec Phase 22
1233 * TerraTec Phase 28
/linux-6.12.1/Documentation/scsi/
DChangeLog.sym53c8xx552 - Disable by default Phase Mismatch handling from SCRIPTS, since
DChangeLog.lpfc325 * Phase II of GFP_ATOMIC effort. Replaced iocb_mem_pool and
/linux-6.12.1/Documentation/filesystems/xfs/
Dxfs-online-fsck-design.rst5033 - Phase 1 checks that the provided path maps to an XFS filesystem and detect
5036 - Phase 2 scrubs groups (g) and (h) in parallel using a threaded workqueue.
5038 - Phase 3 scans inodes in parallel.
5041 - Phase 4 repairs everything in groups (i) through (d) so that phases 5 and 6
5044 - Phase 5 starts by checking groups (b) and (c) in parallel before moving on
5047 - Phase 6 depends on groups (i) through (b) to find file data blocks to verify,
5050 - Phase 7 checks group (a), having validated everything else.
5130 Phase 4 is responsible for scheduling a lot of repair work in as quick a